

PROGRAMMING MANUAL - Basic & Applied Instructions Edition

HCA8/HCA8C SERIES PROGRAMMABLE CONTROLLERS

Preface	12
1. Introduction	14
1.1 Programming Language in PLCs	14
1.1.1 Types of programming languages	14
1.1.2 Compatibility among programs	15
2. Overview (Sequence Program)	15
2.1 Introduction of Convenient Functions	15
2.1.1 Convenient functions for input processing	15
2.1.2 Convenient functions for output processing	17
2.1.3 Functions for supporting sequence control	17
2.2 Introduction of Applied Instructions	18
2.2.1 Major applied instructions	18
2.3 Analog/Positioning Special Control	21
2.4 Link and Communication	21
2.5 Introduction of Devices Constructing PLC	23
2.5.1 Relationship among devices	23
2.5.2 Device list	24
2.6 Program Memory and Devices	26
2.6.1 Memory structure	26
2.6.2 Memory operations and latched (battery backed) (power ON/OFF and RUN/STOP)	27
2.6.3 Types of backup methods against power failure	30
2.6.4 Change between general devices and latched (battery backed) devices	30
2.6.5 How to initialize devices (battery backed)	31
2.7 Types and Setting of Parameters	31
2.7.1 Parameter list	32
2.7.2 Parameter initial values and available tools for changing parameter values	34
2.7.3 Memory capacity setting range	35
2.7.4 Compatible optional memory model	36
2.7.5 Keyword (entry code)	36
2.7.6 Special unit initial value setting [GX Developer Ver.8.23Z or later]	41
2.7.7 Positioning setting [for TBL (FNC152) instruction] [GX Developer Ver.8.23Z or later]	42
2.7.8 Built-in CC-Link/LT Setup (dedicated to HCA8C-16X16YT-2)	42
2.7.9 Parameter settings by GX Developer	42
3. Instruction List	54
3.1 Basic Instructions	55

3.2 Step Ladder Instructions	57
3.3 Applied Instructions ... in Ascending Order of FNC Number	57
4. Devices in Detail	70
4.1 Device Number List.....	71
4.2 I/O Relays [X, Y].....	73
4.2.1 Numbers of I/O relays.....	73
4.2.2 Functions and roles	74
4.2.3 Operation timing of input relays	74
4.3 Auxiliary Relay [M].....	75
4.3.1 Numbers of auxiliary relays	75
4.3.2 Functions and operation examples	76
4.4 State Relay [S].....	78
4.4.1 Numbers of state relays.....	78
4.4.2 Functions and operation examples	78
4.5 Timer [T]	80
4.5.1 Numbers of timers	81
4.5.2 Functions and operation examples	81
4.5.3 Set value specification method	82
4.5.4 Cautions on routines.....	82
4.5.5 Details of timer operation and timer accuracy	82
4.5.6 Program examples [off-delay timer and flicker timer].....	83
4.5.7 Handling timers as numeric devices	84
4.6 Counter [C]	85
4.6.1 Numbers of counters	85
4.6.2 Features of counters.....	85
4.6.3 Related devices (to specify counting direction) [32-bit counter]	85
4.6.4 Functions and operation examples	86
4.6.5 Set value specification method	88
4.6.6 Response speed of counters	88
4.6.7 Handling counters as numeric devices	88
4.7 High Speed Counter [C] (HCA8/HCA8CPLC).....	90
4.7.1 Types and device numbers of high speed counters.....	90
4.7.2 Input assignment for high speed counters.....	92
4.7.3 Handling of high speed counters	94
4.7.4 Current value update timing and comparison of current value	97
4.7.5 Related devices	98
4.7.6 Changing the logic of external reset input signal.....	99
4.7.7 Assignment of counter input terminal and switching of function	99
4.7.8 How to use 2-phase 2-count input counters C251 to C255 with 4 edge counting	100
4.7.9 Conditions for hardware counters to be handled as software counters	101
4.7.10 Response frequency of high speed counters	102
4.7.11 Cautions on use.....	104
4.8 Data Register and File Register [D].....	107

4.8.1	Numbers of data registers and file registers	107
4.8.2	Structures of data registers and file registers	108
4.8.3	Functions and operation examples of data registers	108
4.8.4	Functions and operation examples of file registers	111
4.9.5	Cautions on using file registers	115
4.10	Extension Register [R] and Extension File Register [ER].....	116
4.10.1	Numbers of extension registers and extension file registers	116
4.10.2	Data storage destination and access method	116
4.10.3	Structures of extension registers and extension file registers.....	117
4.10.4	Initialization of extension registers and extension file registers	117
4.10.5	Functions and operation examples of extension registers.....	118
4.10.6	Functions and operation examples of extension file registers	119
4.10.7	Cautions on using extension file registers	120
4.10.8	Registration of data in extension registers and extension file registers	122
4.11	Index Register [V and Z]	125
4.11.1	Numbers of index registers.....	125
4.11.2	Functions and structures	125
4.11.3	Indexing of devices	126
4.12	Pointer [P and I]	127
4.12.1	Numbers of pointers	127
4.12.2	Functions and operation examples of pointers for branch.....	127
4.12.3	Functions and operation examples of pointers for interrupt.....	128
5.	How to Specify Devices and Constants to Instructions.....	132
5.1	Numeric Values Handled in PLCs	132
5.1.1	Types of numeric values.....	132
5.1.2	Conversion of numeric values.....	133
5.1.3	Handling of numeric values in floating point operations.....	134
5.2	Specification of Constants K, H and E.....	135
5.2.1	Constant K (decimal number)	136
5.2.2	Constant H (hexadecimal number)	136
5.2.3	Constant E (real number)	136
5.3	Character Strings	137
5.3.1	Character string constant ("ABC").....	137
5.3.2	Character string data	137
5.4	Specification of Digits for Bit Devices (Kn[]***).....	138
5.5	Bit Specification of a Word Device (D[].b)	139
5.6	Direct Specification of Buffer Memory (U[]\G[])	139
5.7	Indexing	140
5.7.1	Indexing in basic instructions	140
5.7.2	Indexing in applied instructions	141
5.7.3	Indexing example for instruction with limited number of use.	144
6.	What to Understand before Programming	145
6.1	How to Read Explanation of Instructions	145

6.2 Cautions on Creation of Fundamental Programs	147
6.2.1 Programming procedure and execution order	147
6.2.2 Double output (double coil) operation and countermeasures	148
6.2.3 Circuits which cannot be programmed and countermeasures.....	148
6.3 I/O Processing and Response Delay	149
6.4 Mutual Relationship Among Program Flow Control Instructions.....	150
6.5 General Rules for Applied Instructions.....	152
6.5.1 Expression and operation type of applied instructions.....	152
6.5.2 Handling of general flags.....	155
6.5.3 Handling of operation error flag.....	157
6.5.4 Handling functions of extension flag	158
6.5.5 Limitation in number of instructions	158
7. Basic Instruction	160
7.1 LD, LDI	162
7.2 OUT	164
7.3 AND, ANI	167
7.4 OR, ORI.....	169
7.5 LDP, LDF, ANDP, ANDF, ORP, ORF	172
7.6 ORB.....	178
7.7 ANB.....	179
7.8 MPS, MRD, MPP	180
7.9 MC, MCR.....	184
7.10 INV.....	186
7.11 MEP, MEF.....	188
7.12 PLS, PLF	189
7.13 SET, RST.....	191
7.14 NOP.....	195
7.15 END	196
7.16 Number of Instruction Steps and Specified Devices.....	197
8. Program Flow – FNC 00 to FNC 09.....	198
8.1 FNC 00 – CJ / Conditional Jump.....	199
8.1.1 CJ instruction and operations of contact and coil.....	203
8.1.2 Relationship between master control instruction and jump instruction.....	205
8.2 FNC 01 – CALL / Call Subroutine.....	206
8.2.1 Cautions on subroutines and interrupt routines.....	208
8.3 FNC 02 – SRET / Subroutine Return	211
8.4 FNC 03 – IRET / Interrupt Return.....	211
8.5 FNC 04 – EI / Enable Interrupt	213
8.6 FNC 05 – DI / Disable Interrupt	213
8.7 FNC 06 – Main Routine Program End	214
8.8 FNC 07 – WDT / Watchdog Timer Refresh.....	216
8.9 FNC 08 – FOR / Start a FOR/NEXT Loop.....	218
8.10 FNC 09 – NEXT / End a FOR/NEXT Loop.....	219

9. Move and Compare – FNC 10 to FNC 19	221
9.1 FNC 10 – CMP / Compare.....	222
9.2 FNC 11 – ZCP / Zone Compare	225
9.3 FNC 12 – MOV / Move.....	227
9.4 FNC 13 – SMOV / Shift Move.....	230
9.5 FNC 14 – CML / Complement	232
9.6 FNC 15 – BMOV / Block Move	234
9.6.1 Function of transfer between file registers and data registers	236
9.7 FNC 16 – FMOV / Fill Move.....	238
9.8 FNC 17 – XCH / Exchange.....	240
9.9 FNC 18 – BCD / Conversion to Binary Coded Decimal.....	242
9.10 FNC 19 – BIN / Conversion to Binary	245
10. Arithmetic and Logical Operation (+, –, ×, ÷) – FNC 20 to FNC 29.....	247
10.1 FNC 20 – ADD / Addition	248
10.2 FNC 21 – SUB / Subtraction.....	251
10.3 FNC 22 – MUL / Multiplication	254
10.4 FNC 23 – DIV / Division.....	257
10.5 FNC 24 – INC / Increment	259
10.6 FNC 25 – DEC / Decrement.....	261
10.7 FNC 26 – WAND / Logical Word AND.....	262
10.8 FNC 27 – WOR / Logical Word OR.....	263
10.9 FNC 28 – WXOR / Logical Exclusive OR.....	265
10.10 FNC 29 – NEG / Negation	267
11. Rotation and Shift Operation – FNC 30 to FNC 39	269
11.1 FNC 30 – ROR / Rotation Right.....	270
11.2 FNC 31 – ROL / Rotation Left.....	272
11.3 FNC 32 – RCR / Rotation Right with Carry	274
11.4 FNC 33 – RCL / Rotation Left with Carry	276
11.5 FNC 34 – SFTR / Bit Shift Right	278
11.6 FNC 35 – SFTL / Bit Shift Left.....	280
11.6.1 Replacement of SFT instruction in F1 and F2 Series.....	282
11.7 FNC 36 – WSFR / Word Shift Right.....	282
11.8 FNC 37 – WSFL / Word Shift Left.....	284
11.9 FNC 38 – SFWR / Shift Write [FIFO/FILO Control].....	286
11.10 FNC 39 – SFRD / Shift Read [FIFO Control]	289
12. Data Operation – FNC 40 to FNC 49.....	291
12.1 FNC 40 – ZRST / Zone Reset	291
12.2 FNC 41 – DECO / Decode.....	294
12.3 FNC 42 – ENCO / Encode.....	297
12.4 FNC 43 – SUM / Sum of Active Bits	298
12.5 FNC 44 – BON / Check Specified Bit Status.....	301
12.6 FNC 45 – MEAN / Mean	303
12.7 FNC 46 – ANS / Timed Annunciator Set	304

12.8 FNC 47 – ANR / Annunciator Reset	306
12.9 FNC 48 – SQR / Square Root	307
12.10 FNC 49 – FLT / Conversion to Floating Point	308
13. High Speed Processing – FNC 50 to FNC 59.....	310
13.1 FNC 50 – REF / Refresh.....	311
13.1.1 What should be understood before using the REF instruction	313
13.2 FNC 51 – REFF / Refresh and Filter Adjust.....	314
13.2.1 What should be understood before using REFF instruction	316
13.3 FNC 52 – MTR / Input Matrix.....	317
13.3.1 Operation and cautions for MTR instruction	319
13.4 FNC 53 – HSCS / High Speed Counter Set.....	320
13.4.1 Common cautions on using instructions for high speed counter	323
13.5 FNC 54 – HSCR / High Speed Counter Reset	327
13.6 FNC 55 – HSZ / High Speed Counter Zone Compare.....	330
13.6.1 Program in which comparison result is set to ON when power is turned ON [ZCP (FNC 11) instruction].....	334
13.6.2 Table high speed comparison mode (M8130)	335
13.6.3 Frequency control mode (HSZ and PLSY instructions) (M8132)	338
13.7 FNC 56 – SPD / Speed Detection	341
13.8 FNC 57 – PLSY / Pulse Y Output.....	344
13.9 FNC 58 – PWM / Pulse Width Modulation	350
13.10 FNC 59 – PLSR / Acceleration/Deceleration Setup.....	353
14. Handy Instruction – FNC 60 to FNC 69.....	359
14.1 FNC 60 – IST / Initial State	360
14.1.1 IST instruction equivalent circuit	362
14.1.2 Example of IST instruction introduction (example of workpiece transfer mechanism) ..	363
14.2 FNC 61 – SER / Search a Data Stack.....	370
14.3 FNC 62 – ABSD / Absolute Drum Sequencer	374
14.4 FNC 63 – INCD / Incremental Drum Sequencer.....	377
14.5 FNC 64 – TTMR / Teaching Timer.....	380
14.6 FNC 65 – STMR / Special Timer	382
14.7 FNC 66 – ALT / Alternate State.....	384
14.8 FNC 67 – RAMP / Ramp Variable Value	386
14.9 FNC 68 – ROTC / Rotary Table Control.....	389
14.10 FNC 69 – SORT / SORT Tabulated Data.....	392
15. External HC I/O Device – FNC 70 to FNC 79	396
15.1 FNC 70 – TKY / Ten Key Input	396
15.2 FNC 71 – HKY / Hexadecimal Input.....	401
15.3 FNC 72 – DSW / Digital Switch (Thumbwheel Input)	405
15.4 FNC 73 – SEGD / Seven Segment Decoder	409
15.5 FNC 74 – SEGL / Seven Segment With Latch	410
15.5.1 How to select a seven-segment display unit	414
15.5.2 How to select parameter "n" based on seven-segment display specifications	414

15.6 FNC 75 – ARWS / Arrow Switch	416
15.7 FNC 76 – ASC / ASCII Code Data Input	421
15.8 FNC 77 – PR / Print (ASCII Code)	424
15.9 FNC 78 – FROM / Read From A Special Function Block	427
15.9.1 Common items between FROM instruction and TO instruction (details)	429
15.10 FNC 79 – TO / Write To A Special Function Block	432
16. External HC Device – FNC 80 to FNC 89	434
16.1 FNC 80 – RS / Serial Communication.....	435
16.2 FNC 81 – PRUN / Parallel Run (Octal Mode)	437
16.3 FNC 82 – ASCI / Hexadecimal to ASCII Conversion	439
16.4 FNC 83 – HEX / ASCII to Hexadecimal Conversion.....	443
16.5 FNC 84 – CCD / Check Code.....	446
16.6 FNC 87 – RS2 / Serial Communication 2.....	449
16.7 FNC 88 – PID / PID Control Loop	452
17. Data Transfer 2 – FNC100 to FNC109.....	456
17.1 FNC102 – ZPUSH/Batch Store of Index Register	457
17.2 FNC103 – ZPOP/Batch POP of Index Register.....	460
18. Floating Point – FNC110 to FNC139.....	462
18.1 FNC110 – ECMP / Floating Point Compare.....	463
18.2 FNC111 – EZCP / Floating Point Zone Compare	464
18.3 FNC112 – EMOV / Floating Point Move.....	466
18.4 FNC116 – ESTR / Floating Point to Character String Conversion	467
18.5 FNC117 – EVAL / Character String to Floating Point Conversion	475
18.6 FNC118 – EBCD / Floating Point to Scientific Notation Conversion.....	481
18.7 FNC119 – EBIN / Scientific Notation to Floating Point Conversion	483
18.8 FNC120 – EADD / Floating Point Addition.....	484
18.9 FNC121 – ESUB / Floating Point Subtraction.....	486
18.10 FNC122 – EMUL / Floating Point Multiplication.....	487
18.11 FNC123 – EDIV / Floating Point Division	488
18.12 FNC124 – EXP / Floating Point Exponent	489
18.13 FNC125 – LOGE / Floating Point Natural Logarithm.....	491
18.14 FNC126 – LOG10 / Floating Point Common Logarithm.....	493
18.15 FNC127 – ESQR / Floating Point Square Root	494
18.16 FNC128 – ENEG / Floating Point Negation.....	496
18.17 FNC129 – INT / Floating Point to Integer Conversion	497
18.18 FNC130 – SIN / Floating Point Sine.....	498
18.19 FNC131 – COS / Floating Point Cosine.....	499
18.20 FNC132 – TAN / Floating Point Tangent.....	500
18.21 FNC133 – ASIN / Floating Point Arc Sine.....	501
18.22 FNC134 – ACOS / Floating Point Arc Cosine	503
18.23 FNC135 – ATAN / Floating Point Arc Tangent.....	505
18.24 FNC136 – RAD / Floating Point Degrees to Radians Conversion	507
18.25 FNC137 – DEG / Floating Point Radians to Degrees Conversion.....	509

19. Data Operation 2 – FNC140 to FNC149	510
19.1 FNC140 – WSUM / Sum of Word Data	511
19.2 FNC141 – WTOB / WORD to BYTE	513
19.3 FNC142 – BTOW / BYTE to WORD	515
19.4 FNC143 – UNI / 4-bit Linking of Word Data.....	518
19.5 FNC144 – DIS / 4-bit Grouping of Word Data.....	519
19.6 FNC147 – SWAP / Byte Swap.....	521
19.7 FNC149 – SORT2 / Sort Tabulated Data 2.....	522
20. Positioning Control – FNC150 to FNC159	527
20.1 FNC150 – DSZR / Dog Search Zero Return.....	528
20.2 FNC151 – DVIT / Interrupt Positioning.....	530
20.3 FNC152 – TBL / Batch Data Positioning Mode.....	533
20.4 FNC155 – ABS / Absolute Current Value Read	535
20.5 FNC156 – ZRN / Zero Return.....	536
20.6 FNC157 – PLSV / Variable Speed Pulse Output	537
20.7 FNC158 – DRVI / Drive to Increment	539
20.8 FNC159 – DRVA/ Drive to Absolute	541
21. Real Time Clock Control – FNC160 to FNC169	543
21.1 FNC160 – TCMP / RTC Data Compare	543
21.2 FNC161 – TZCP / RTC Data Zone Compare	546
21.3 FNC162 – TADD / RTC Data Addition.....	548
21.4 FNC163 – TSUB / RTC Data Subtraction	550
21.5 FNC164 – HTOS / Hour to Second Conversion	552
21.6 FNC165 – STOH / Second to Hour Conversion	554
21.7 FNC166 – TRD / Read RTC data.....	556
21.8 FNC167 – TWR / Set RTC data	558
21.9 FNC169 – HOUR / Hour Meter.....	561
22. External Device – FNC170 to FNC179	563
22.1 FNC170 – GRY / Decimal to Gray Code Conversion	564
22.2 FNC171 – GBIN / Gray Code to Decimal Conversion.....	565
22.3 FNC176 – RD3A/ Read form Dedicated Analog Block.....	566
22.4 FNC177 – WR3A/ Write to Dedicated Analog Block.....	567
23. Introduction of Alternate Instructions – FNC180	568
23.1 Instruction correspondence table	568
24. Others – FNC181 to FNC189	569
24.1 FNC182 – COMRD / Read Device Comment Data.....	570
24.2 FNC184 – RND / Random Number Generation	572
24.3 FNC186 – DUTY / Timing Pulse Generation	573
24.4 FNC188 – CRC / Cyclic Redundancy Check.....	576
24.5 FNC189 – HCMOV / High Speed Counter Move.....	581
25. Block Data Operation – FNC190 to FNC199	585
25.1 FNC192 – BK+ / Block Data Addition.....	586
25.2 NFC193 – BK– / Block Data Subtraction	589

25.3 FNC194~199 – BKCMP=, >, <, <>, <=, >= / Block Data Compare.....	592
26. Character String Control – FNC200 to FNC209.....	597
26.1 FNC200 – STR / BIN to Character String Conversion.....	598
26.2 FNC201 – VAL / Character String to BIN Conversion.....	604
26.3 FNC202 – \$+ / Link Character Strings	610
26.4 FNC203 – LEN / Character String Length Detection	613
26.5 FNC204 – RIGHT / Extracting Character String Data from the Right	615
26.6 FNC205 – LEFT / Extracting Character String Data from the Left	618
26.7 FNC206 – MIDR / Random Selection of Character Strings	620
26.8 FNC207 – MIDW / Random Replacement of Character Strings	624
26.9 FNC208 – INSTR / Character string search	628
26.10 FNC209 – \$MOV / Character String Transfer	630
27. Data Operation 3 – FNC210 to FNC219.....	633
27.1 FNC210 – FDEL / Deleting Data from Tables	633
27.2 FNC211 – FINS / Inserting Data to Tables	635
27.3 FNC212 – POP / Shift Last Data Read [FILO Control].....	637
27.4 FNC213 – SFR / Bit Shift Right with Carry.....	640
27.5 FNC214 – SFL / Bit Shift Left with Carry.....	643
28. Data Comparison – FNC220 to FNC249.....	645
28.1 FNC224~230 – LD =, >, <, <>, <=, >= / Data Comparison	647
28.2 FNC232~238 – AND=, >, <, <>, <=, >= / Data Comparison.....	650
28.3 FNC240~246 – OR=, >, <, <>, <=, >= / Data Comparison.....	652
29. Data Table Operation – FNC250 to FNC269	655
29.1 FNC256 – LIMIT / Limit Control.....	656
29.2 FNC257 – BAND / Dead Band Control	660
29.3 FNC258 – ZONE / Zone Control	663
29.4 FNC259 – SCL / Scaling (Coordinate by Point Data).....	666
29.5 FNC260 – DABIN / Decimal ASCII to BIN Conversion.....	672
29.6 FNC261 – BINDA / BIN to Decimal ASCII Conversion	675
29.7 FNC269 – SCL2 / Scaling 2 (Coordinate by X/Y Data)	679
30. External Device Communication.....	685
30.1 FNC270 – IVCK / Inverter Status Check.....	685
30.2 FNC271 – IVDR / Inverter Drive.....	687
30.3 FNC272 – IVRD / Inverter Parameter Read	689
30.4 FNC273 – IVWR / Inverter Parameter Write.....	691
30.5 FNC274 – IVBWR / Inverter Parameter Block Write	693
31. Data Transfer 3 – FNC275 to FNC279.....	695
31.1 FNC278 – RBFM / Divided BFM Read	696
31.1.1 Common items between RBFM (FNC278) instruction and WBFM (FNC279) instruction	698
31.2 FNC279 – WBFM / Divided BFM Write.....	700
32. High Speed Processing 2 – FNC280 to FNC289.....	702
32.1 FNC280 – HSCT / High Speed Counter Compare With Data Table	703

33. Extension File Register Control – FNC290 to FNC299	709
33.1 FNC290 – LOADR / Load From ER	709
33.2 FNC291 – SAVER / Save to ER	712
33.3 FNC292 – INITR / Initialize R and ER	721
33.4 FNC293 – LOGR / Logging R and ER	725
33.5 FNC294 – RWER / Rewrite to ER	730
33.6 FNC295 – INITER / Initialize ER	735
34. SFC Program and Step Ladder	738
34.1 SFC Program	738
34.1.1 Outline.....	738
34.1.2 Explanation of function and operation	739
34.1.3 SFC program creating procedure	739
34.1.4 Handling and role of initial state relay	742
34.1.5 Latched (battery backed) type state relays.....	743
34.1.6 Role of RET instruction	744
34.1.7 Preliminary knowledge for creating SFC program	744
34.1.8 SFC flow formats	751
34.1.9 Program of branch/recombination state relays.....	754
34.1.10 Rule for creating branch circuit	755
34.1.11 Program examples.....	760
34.2 Step Ladder	771
34.2.1 Outline.....	771
34.2.2 Explanation of function and operation	771
34.2.3 Expression of step ladder.....	772
34.2.4 Creation of step ladder program (SFC program →STL program)	773
34.2.5 Preliminary knowledge for creating step ladder programs.....	775
34.2.6 Program with state relays in branches and recombination	779
34.2.7 Program examples	784
35. Interrupt Function and Pulse Catch Function	790
35.1 Outline	790
35.2 Common Items.....	791
35.2.1 How to disable interrupt function and pulse catch function.....	791
35.2.2 Related items.....	792
35.3 Input Interrupt (Interrupt Triggered by External Signal)	795
35.3.1 Input interrupt (interrupt triggered by external signal) [without delay function]	796
35.3.2 Examples of practical programs (programs to measure short pulse width)	800
35.4 Input interrupt (Interrupt by External Signal) [With Delay Function].....	802
35.5 Timer Interrupt (Interrupt in Constant Cycle).....	803
35.5.1 Timer interrupt (interrupt in constant cycle)	803
35.5.2 Examples of practical program (timer interrupt programs using applied instruction).....	805
35.6 Counter Interrupt - Interrupt Triggered by Counting Up of High Speed Counter	807
35.7 Pulse Catch Function [M8170 to M8177].....	809
35.8 Pulse width/Pulse period measurement function [M8075 to M8079, D8074 to D8097]	810

36. Error Check Method and Error Code List	815
36.1 States and Colors of LEDs PLC Operation Status	815
36.1.1 POWER (POW) LED [lit, flickering or unlit] [HCA8/HCA8C]	816
36.1.2 RUN LED [lit or unlit] [HCA8/HCA8C]	816
36.1.3 BATT (BAT) LED [lit or unlit] [HCA8/HCA8C]	816
36.1.4 ERROR (ERR) LED [lit, flickering or unlit] [HCA8/HCA8C]	817
36.1.5 L RUN LED [HCA8C-16X16YT]	818
36.1.6 L ERR LED [HCA8C-16X16YT]	818
36.2 Error Code Check Method and Indication	819
36.2.1 Error code check method by display module	819
36.2.2 Error code check method by GX Developer	821
36.2.3 Error indication	822
36.3 Supplementary Explanation of Devices for Error Detection	823
36.3.1 Error detection (M8060 to/D8060 to)	823
36.3.2 Operations of special devices for error detection	823
36.3.3 Error detection timing	824
36.4 Error Code List and Action	824

Preface

Outline Precautions

- This manual provides information for the use of the HCA8Series Programmable Controllers. The manual has been written to be used by trained and competent personnel. The definition of such a person or persons is as follows;

- a) Any engineer who is responsible for the planning, design and construction of automatic equipment using the product associated with this manual should be of a competent nature, trained and qualified to the local and national standards required to fulfill that role. These engineers should be fully aware of all aspects of safety with regards to automated equipment.

- b) Any commissioning or service engineer must be of a competent nature, trained and qualified to the local and national standards required to fulfill that job. These engineers should also be trained in the use and maintenance of the completed product. This includes being completely familiar with all associated documentation for the said product. All maintenance should be carried out in accordance with established safety practices.

- c) All operators of the completed equipment should be trained to use that product in a safe and coordinated manner in compliance to established safety practices. The operators should also be familiar with documentation which is connected with the actual operation of the completed equipment.

Note: the term 'completed equipment' refers to a third party constructed device which contains or uses the product associated with this manual

- This product has been manufactured as a general-purpose part for general industries, and has not been designed or manufactured to be incorporated in a device or system used in purposes related to human life.
- Before using the product for special purposes such as nuclear power, electric power, aerospace, medicine or passenger movement vehicles, consult with Brasiltec Electric.
- This product has been manufactured under strict quality control. However when installing the product where major accidents or losses could occur if the product fails, install appropriate backup or failsafe functions in the system.
- When combining this product with other products, please confirm the standard and the code, or regulations with which the user should follow. Moreover, please confirm the compatibility of this product to the system, machine, and apparatus with which a user is using.
- If in doubt at any stage during the installation of the product, always consult a professional electrical engineer who is qualified and trained to the local and national standards. If in doubt about the operation or use, please consult the nearest BRASILTEC Electric distributor.
- Since the examples indicated by this manual, technical bulletin, catalog, etc. are used as a reference, please use it after confirming the function and safety of the equipment and system. BRASILTEC Electric will accept no responsibility for actual use of the product based on these illustrative examples.
- This manual content, specification etc. may be changed without a notice for improvement.
- The information in this manual has been carefully checked and is believed to be accurate; however, you

have noticed a doubtful point, a doubtful error, etc., please contact the nearest BRASILTEC Electric distributor.

Registration

- Microsoft® and Windows® are either registered trademarks or trademarks of Microsoft Corporation in the United States and/or other countries.
- The company name and the product name to be described in this manual are the registered trademarks or trademarks of each company.

1. Introduction

This chapter explains basic items related to programming in HCA8 and HCA8C programmable controllers (PLCs).

1.1 Programming Language in PLCs

This section explains the features of programming in HCA8 and HCA8C PLCs.

1.1.1 Types of programming languages

HCA8 and HCA8C PLCs support the following three types of programming languages:

1. List programming

This method is the basis of programs.

1) Features

In this method, sequence instructions are input in the form of instruction words such as "LD", "AND" and "OUT".

This input method is the basis of sequence programs.

2) Example of list display

Step	Instruction	Device number
0000	LD	X000
0001	OR	Y005
0002	ANI	X002
0003	OUT	Y005
⋮	⋮	⋮

2. Circuit programming


In this method, ladder formats are drawn on the graphic screen.

1) Features

In a circuit program, a sequence circuit is drawn on the graphic screen by sequence formats and device numbers. Because a sequence circuit is expressed with contact symbols and coil symbols, the contents of a program can be understood easily.

In the circuit display status, the PLC operations can be monitored.

2) Example of circuit display



The above list program is expressed in the circuit diagram.

3. SFC (STL <step ladder>) programming

This input method allows sequence design in accordance with the flow of machine operations.

1) Features


In an SFC (sequential function chart) program, sequences can be designed in accordance with the flow of machine operations.

2) Compatibility between SFC programs and other programs SFC programs can be converted into another program format. And when list programs and circuit programs are created according to certain rules, they can be converted inversely into SFC programs.

1.1.2 Compatibility among programs

All sequence programs created by the aforementioned three types are stored in the form of instruction words (contents as at the time of list program) in the program memory inside the PLC.

- Programs created by these three types of input methods can be converted mutually, and then displayed and edited as shown in the figure below.



2. Overview (Sequence Program)

This chapter explains the basic functions of HCA8/HCA8CPLCs.

This chapter includes not only the features of PLCs but also introduction of representative functions, parameters and memory to utilize the functions of PLCs. Read this chapter before designing sequences.

2.1 Introduction of Convenient Functions

HCA8/HCA8CPLCs have the following instruction functions.

2.1.1 Convenient functions for input processing

1. "High speed counter" function of one phase or two phases for counting high speed inputs One-phase high speed counters can execute counting at up to 100 kHz (or 200 kHz when a special high speed input adapter*1 is used) in HCA8/HCA8CPLCs.

The counting result can be immediately handled as high speed counter output interrupts by specific program processing and high speed counter counted values by comparison instructions dedicated to high speed counters.

*1. Can only be connected to the HCA8 PLC.

→ **Related instructions: High speed counter compare; HSCS (FNC 53), HSCR (FNC 54) and HSZ (FNC 55)**

If the number of high speed counters is insufficient, special extension equipment (high speed counter blocks) can be connected.

By extending hardware counters in the high speed counter block^{*2}, high speed pulses at up to 50 kHz can be received (except 1 and 4 edge count).

*2. Can only be connected to the HCA8/HCA8CPLC.

→ **HCA5-1HC high speed counter block**

2. "I/O refresh" function for receiving the latest input information

The input terminal information of the PLC in the batch refresh method is input all at once by the input image memory before step 0. The output information is output at one time when END instruction is executed. I/O refresh instruction can get the latest input information and immediately output the operation result during sequence operation.

→ **Related instruction: Refresh REF (FNC 50)**

3. "Input filter adjustment" function for changing the time constant of input relays Input relays in the PLC are equipped with a C-R filter of approximately 10 ms as countermeasures against chattering and noise in input signals. Because a digital filter is adopted for the input relays X000 to X017^{*1}, however, the filter value can be changed in sequence programs.

→ **Related instruction: Refresh and filter adjust instruction REFF (FNC 51)**

*1. X000 to X007 in the HCA8-8X8Y□...and HCA8C-8X8Y□...

4. "Pulse catch" function

The pulse catch function is provided as a method to receive short-time pulse signals.

The pulse catch function monitors signals from specific input relays, and sets special auxiliary relays in the interrupt processing as soon as signals are input.

The pulse catch function can be used in a wide range of applications because even narrow pulses can be easily received.

When complicated operations should be processed with high priority as interrupt by using specific trigger signals, the "interrupt" function described later is suitable.

5. Three types of "interrupt" functions for receiving short-period pulses and priority processing.

→ **Refer to Chapter 35**

1) Input interrupt

Signals from specific input relays are monitored. At the rising edge or falling edge of the monitored input, a specified interrupt routine is executed with highest priority.

2) Timer interrupt

Specified interrupt routines are executed with highest priority at every specified time.

3) Counter interrupt^{*1}

Depending on the present value of a high speed counter, a specified interrupt routine is executed with highest priority.

*1. This function is supported only in HCA8/HCA8CPLCs.

6. Pulse width/Pulse period measurement function

The pulse width or pulse period of pulses input from input terminals (X000, X001, X003 and X004) of the main unit can be measured in units of 10µs.

The pulse width/pulse period measurement function is available in a wide range of applications because the pulse width or pulse period can be easily taken in accordance with the setting of special auxiliary relays.

The input signal delay time can be measured using two or more input terminals.

→ Refer to Section 35.8

2.1.2 Convenient functions for output processing

1. "I/O refresh" function for outputting the latest input information

The input terminal information of the PLC in the batch refresh method is input at one time by the input image memory before operation in the step 0. The output information is output at one time when END instruction is executed.

I/O refresh instruction can get the latest input information and immediately output the operation result during sequence operation.

→ Related instruction: Refresh REF (FNC 50)

2. "Pulse output" function for pulse train output control

→ Related instructions: Pulse Y Output PLSY (FNC 57) and Acceleration/Deceleration Setup PLSR (FNC 59)

3. "Positioning" function for positioning control

→ Related instructions: DOG Search Zero Return DSZR (FNC150), Interrupt Positioning DVIT (FNC151), Zero Return (FNC156), Variable Speed Pulse Output PLSV (FNC157), Drive to Increment DRVI (FNC158) and Drive to Absolute DRVA (FNC159)

2.1.3 Functions for supporting sequence control

1. "Constant scan" mode for making the operation cycle of the PLC constant

The operation cycle in the PLC adopting the cyclic operation method varies depending on the contents of the program execution.

In the constant scan mode (M8039 and D8039), the operation cycle can be made constant. As a result, instructions executed in synchronization with the operation can be processed in a constant cycle.

2. "All outputs disable" mode for turning OFF all output signals

When the special auxiliary relay M8034 is driven, the output latch memory is cleared. Accordingly, all output relays (Y) turn OFF while the PLC is continuing its operation.

However, the status of output relays (Y) in each device image memory is not cleared. As a result, when devices are monitored using a programming tool, they may be regarded as the ON status.

3. "Memory hold stop" function for holding the output status during the RUN mode even in the STOP mode

When the special auxiliary relay M8033 is driven, the PLC stops and holds the output status during the RUN mode.

4. Registration of "entry code" for protecting programs

The entry code can be registered to prevent erroneous read/incorrect write protection of created sequence programs.

With regard to online operations from GX Developer (Ver.8.23Z or later) and handy programming panels, the program protection level can be set by the entry code specification method. In this case, such specification that "changes of a program are disabled, but monitoring and changes of present values are enabled" is available.

→ **Refer to the manual of the used programming tool**

5. Addition of "comments" for a sequence program

By setting parameters, the device comment area (where Katakana, Kanji and alphanumeric characters are available) can be secured in the program memory.

→ **Refer to the manual of the used programming tool.**

6. Writing programs in the RUN mode

Programs can be changed while the PLC is operating (RUN mode).

By this function, programs can be adjusted and changed efficiently without stopping the machine.

→ **Refer to the manual of the used programming tool.**

2.2 Introduction of Applied Instructions

1. Excellent fundamental performance

HCA8/HCA8CPLCs are equipped with not only fundamental applied functions for data transfer, data comparison, arithmetic operations, logical operations, data rotation, and data shift but also high speed processing instructions for I/O refresh, interrupt, comparison dedicated to high speed counters, and high speed pulse output as well as initial state instructions by which standard operations for machine control are made into packages in the SFC control. In this way, HCA8/HCA8CPLCs have the specifications offering fundamental functions, high speed processing, and good operability.

2. Advanced control available easily

In addition, HC PLCs offer many handy instructions by which complicated sequence control is made into packages to mitigate the load for creating sequence programs and save the number of I/O points.

HC PLCs also offer floating point arithmetic operations and PID operations to cope with more advanced control.

2.2.1 Major applied instructions

This subsection introduces representative ones among many applied instructions.

1. Program flow

- Conditional jump (CJ/FNC 00)
- Call subroutine (CALL/FNC 01)
- Enable interrupt (EI/FNC 04)
- Disable interrupt (DI/FNC 05)
- Start a FOR/NEXT loop (FOR/FNC 08)

→ Refer to Chapter 8

2. Move and compare

- Compare (CMP/FNC 10)
 - Data comparison (FNC224 to FNC246)
 - Floating point compare (ECMP/FNC110 and EZCP/FNC111)
 - Zone compare (ZCP/FNC 11)
 - High speed counter compare (FNC 53 to FNC 55)
 - High speed counter compare with data table (HSCT/FNC280)
 - Move (MOV/FNC 12)
 - Floating point move (EMOV/FNC112)
 - High speed counter move (HCMOV/FNC189)
 - Conversion to binary-coded decimal (BCD/FNC 18)
 - Conversion to binary (BIN/FNC 19)
 - Decimal to gray code conversion (FNC170) and gray code to decimal conversion (FNC171)
- **Refer to Chapter 9, Chapter 13, Chapter 18, Chapter 22, Chapter 24, Chapter 28 and Chapter 32**

3. Arithmetic and logical operations

- Addition (ADD/FNC 20)
- Subtraction (SUB/FNC 21)
- Multiplication (MUL/FNC 22)
- Division (DIV/FNC 23)
- Increment (INC/FNC 24)
- Square root (SQR/FNC 48)
- Trigonometry (FNC130 to FNC135)
- Conversion from/to floating point (FNC 49, FNC118, FNC119 and FNC129)
- Floating point arithmetic operations (FNC120 to FNC123)
- Floating point square root (ESQR/FNC127)

→ **Refer to Chapter 10, Chapter 12 and Chapter 18.**

4. Rotation and shift operation

- Rotation right (ROR/FNC 30)
- Rotation left (ROL/FNC 31)
- Rotation right with carry (RCR/FNC 32)
- Rotation left with carry (RCL/FNC 33)
- Bit shift right (SFTR/FNC 34)
- Bit shift left (SFTL/FNC 35)
- Word shift right (WSFR/FNC 36)
- Word shift left (WSFL/FNC 37)

→ **Refer to Chapter 11**

5. Data operation

- Zone reset (ZRST/FNC 40)
- Decode (DECO/FNC 41)
- Encode (ENCO/FNC 42)
- Sum of active bits (SUM/FNC 43)
- Mean (MEAN/FNC 45)

- Word to byte (WTOB/FNC141) and byte to word (BTOW/FNC142)
- 4-bit linking/grouping of word data

(FNC143 and FNC144)

- Limit control (LIMIT/FNC256)
- Dead band control (BAND/FNC257)
- Zone control (ZONE/FNC258)
- Block data operation (FNC192 to FNC199)
- Character string control (FNC200 to FNC209)

→ Refer to Chapter 12, Chapter 19, Chapter 25, Chapter 26 and Chapter 29.

6. High speed processing

- Refresh (REF/FNC 50)
- Refresh and filter adjust (REFF/FNC 51)
- Speed detection (SPD/FNC 56)
- Pulse Y output (PLSY/FNC 57)
- Pulse ramp (PLSR/FNC 59)

→ Refer to Chapter 13.

7. Handy instructions and instructions for external devices

- Initial state (IST/FNC 60)
- Teaching timer (TTMR/FNC 64)
- Alternate state (ALT/FNC 66)
- Ramp variable value (RAMP/FNC 67)
- Rotary table control (ROTC/FNC 68)
- Ten-key input (TKY/FNC 70)
- Digital switch (thumbwheel input)
(DSW/FNC 72)
- Seven-segment decoder (SEGD/FNC 73)
- Seven-segment with latch (SEGL/FNC 74)
- ASCII code data input (ASC/FNC 76)
- BFM Read, BFM Write (FNC 78, FNC 79, FNC278, and FNC279)
- Serial communication (FNC 80 and FNC 87)
- Analog volume (FNC 85 and FNC 86)
- Inverter communication (FNC270 to FNC274)
- Hexadecimal to ASCII conversion
(ASCI/FNC 82)
- ASCII to hexadecimal conversion
(HEX/FNC 83)
- Cyclic redundancy check (CRC/FNC188)
- Random number generation (RND/FNC184)
- Real time clock control (FNC160 to FNC167)
- Hour meter (HOUR/FNC 169)
- Timing pulse generation (DUTY/FNC186)
- Logging R and ER (LOGR/FNC293)

→ Refer to Chapter 14, Chapter 15,

Chapter 16, Chapter 21, Chapter 24, Chapter 30, Chapter 31 and Chapter 33

8. Complicated control

- Search a data stack (SER/FNC 61)
 - Sort tabulated data (FNC 69 and FNC149)
 - PID control loop (PID/FNC 88)
- Refer to Chapter 14, Chapter 16 and Chapter 19.

9. Positioning control

- Dog search zero return (DSZR/FNC150)
- Interrupt positioning (DVIT/FNC151)
- Batch data positioning mode (TBL/FNC152)
- Absolute present value read (ABS/FNC155)
- Zero return (ZRN/FNC156)
- Variable speed pulse output (PLSV/FNC157)
- Drive to increment (DRVI/FNC158)
- Drive to absolute (DRVA/FNC159)

→ Refer to Chapter 20.

→ Refer to the Positioning Control Manual.

2.3 Analog/Positioning Special Control

For the details, refer to the manual of each product.

1. Analog I/O control

- Analog input
- Analog output
- Pt100 temperature sensor input
- Thermocouple temperature sensor input
- Block dedicated to temperature control

→ Refer to the respective product manual.

2. Positioning control

- SSCNETIII- Positioning Block.
- Pulse output block (controlled by sequence program)
- Positioning unit (controlled by instructions dedicated to positioning)
- Cam switch (resolver detection)

→ Refer to the respective product manual.

3. High speed counter

- High speed counter (hardware counter equipped with multiplication function)

→ Refer to the respective product manual.

2.4 Link and Communication

HCA8/HCA8CPLCs support the following communication functions:

1. CC-Link

The CC-Link system can be constructed with an HCA8/HCA8CPLC working as the master station. An A or QnA PLC can work as the master station, and HC PLCs can be connected as remote device stations.

A Q PLC can work as the master station, and HC PLCs can be connected to remote device stations or intelligent device stations.

The CC-Link is an open network allowing connection of not only HC PLCs but also inverters, AC servo systems, and sensors.

→ Refer to the included manual.

2. CC-Link/LT

The CC-Link/LT system can be constructed with an HCA8/HCA8CPLC working as the master station.

General X (input) and Y (output) devices are assigned to remote I/O units, and operated by programs for general-purpose I/O.

→ Refer to the HCA8CHardware Edition for the built-in type CC-Link/LT master.

→ Refer to the product manual for the HCA5-64CL-M

3. MELSEC I/O LINK

The MELSEC I/O LINK is a remote I/O system whose master station is an HCA8/HCA8C(D, DSS) PLC.

Units for MELSEC I/O LINK remote I/O system (A PLCs) can be used as remote units.

→ Refer to the included manual

4. AS-i system

A network system at the actuator or sensor level can be constructed with an HCA8/HCA8CPLC working as the master station in the AS-i system.

→ Refer to the included manual.

5. Simple N : N link

Up to eight HCA8/HCA8CPLCs are connected, and data are automatically transferred among them.

→ Refer to the Data Communication Edition.

6. Parallel link

Two PLCs are connected, and data are automatically transferred between them.

→ Refer to the Data Communication Edition.

7. Computer link

A computer such as personal computer works as the master station, up to sixteen HC and A PLCs are connected to the master station, the master station directly specifies devices in the PLCs, and then data are transferred.

Protocols in the computer link support the formats 1 and 4.

By using MX Component and MX Sheet, monitoring and logging for the PLC system can be easily set by Microsoft Excel.

→ Refer to the Data Communication Edition.

→ For MX Component and MX Sheet, refer to the respective product manual.

8. No-protocol communication

No-protocol serial communication is available between an HC PLC and interface equipment in accordance with RS-232C/RS-485 such as bar code reader, printer, personal computer and measuring instrument.

→ Refer to the Data Communication Edition.

9. Inverter communication

An HC PLC can control up to eight inverters via communication in accordance with RS-485.

→ **Related instructions: IVCK (FNC270)**

IVDR (FNC271)

IVRD (FNC272)

IVWR (FNC273)

IVBWR (FNC274)

→ **Refer to the Data Communication Edition.**

2.5 Introduction of Devices Constructing PLC


Many relays, timers, and counters are built into an HCA8/HCA8CPLC, with many NO (normally open) contacts and NC (normally closed) contacts.

These contacts and coils are connected to make a sequence circuit.

A PLC is also equipped with data registers (D) and extension data registers (R) functioning as memory devices to store numeric data values.

2.5.1 Relationship among devices

Arrows show transfer of signals.



2.5.2 Device list

1. Input relays (X) and output relays (Y)

→ Refer to Section 4.2.

- Input relay numbers and output relay numbers in octal are assigned to each main unit in the way "X000 to X007, X010 to X017 ..., Y000 to Y007, Y010 to Y017 ..."

The input relay (X) numbers and output relay (Y) numbers in extension units and extension blocks are also serial numbers in octal respectively in the order of connection to the main unit.

- A digital filter is applied to the input filter of specific input relays, and the filter value can be changed by a program. Accordingly, for a purpose requiring high speed receiving, assign such input relay numbers. (Refer to explanation of filter adjustment, input interrupt, high speed counter, various applied instructions, etc.)

2. Auxiliary relays (M)

→ Refer to Section 4.3.

- Relays built into the PLC are auxiliary relays, and are used for programs. Different from I/O relays, auxiliary relays cannot receive external inputs or directly drive external loads.
- There are latched (battery backed) type relays whose ON/OFF status is stored even if the PLC turns OFF

3. State relays (S)

→ Refer to Section 4.4.

- State relays are used in the step ladder or as process numbers in the SFC expression.
- When a state relay is not used as a process number, it can be programmed as a general contact/coil in the same way as an auxiliary relay.
- State relays can be used as annunciators for external fault diagnosis

4. Timers (T)

→ Refer to Section 4.5.

- A timer adds and counts clock pulses of 1, 10 or 100 ms, and its output contact turns ON or OFF when the counted result reaches a specified set value.

A timer can count from 0.001 to 3276.7 seconds depending on the clock pulse.

- The timers T192 to T199 are dedicated to subroutines and interrupt routines.

The timers T250 to T255 are retentive type base clock timers for 100 ms pulses. It means that the present value is retained even after the timer coil drive input turns OFF. And when the drive input turns ON again, a retentive type timer will continue its counting from where it left off.

5. Counters (C)

The following types of counters are provided, and can be used in accordance with the purpose or application.

1) For latched (battery backed up) counters

→ Refer to Section 4.6.

Counters are provided for internal signals of the PLC, and their response speed is usually tens of Hz or less.

- 16-bit counter: Provided for up-counting, counting range: 1 to 32767
- 32-bit counter: Provided for up-counting and down-counting, counting range: -2,147,483,648 to +2,147,483,647

2) For latched (battery backed up) high speed counters

→ Refer to Section 4.7.

High speed counters can execute counting at several kHz without regard to operations in the PLC.

- 32-bit counter: Provided for up-counting and down-counting, counting range: -2,147,483,648 to +2,147,483,647 (1-phase 1-counting, 1-phase 2-counting and 2-phase 2-counting), assigned to specific input relays

6. Data registers (D)

→ Refer to Section 4.9.

Data registers store numeric data values.

All data registers in HC PLCs are 16-bit type (whose most significant bit is positive or negative). When two

consecutive registers are combined, they can handle 32-bit numeric value (whose most significant bit is positive or negative).

(For the numeric value range, refer to "Counter" on the previous page.)

In the same way as other devices, data registers are classified into general type and latched type (battery backed).

7. Extension registers (R) and extension file registers (ER)

→ Refer to Section 4.10.

Extension registers (R) are the extended form of data registers (D). They are protected by the battery against power failure in HCA8/HCA8C PLCs.

In HCA8/HCA8CPLCs, the contents of extension registers (R) can be stored in extension file registers (ER).

In HCA8/HCA8CPLCs, extension file registers (ER) can be used only while a memory cassette is mounted.

8. Index registers (V)(Z)

→ Refer to Section 4.11.

Among registers, there are index type registers V and Z used for modification.

A data register V or Z is added to another device as follows:

[In the case of "V0, Z0 = 5"] D100V0 = D105, C20Z0 = C25 ←Device number + V..or Z..value

Data registers and index registers are used for indirectly specifying the set value of timers and counters, or used in applied instructions

9. Pointers (P)(I)

→ Refer to Section 4.12.

Pointers are classified into branch pointers and interrupt pointers.

- A branch pointer (P) specifies the jump destination of the conditional jump CJ (FNC 00) or the call subroutine CALL (FNC 01) instruction.
- An interrupt pointer (I) specifies the routine of an input interrupt, timer interrupt or counter interrupt.

10.Constants (K)(H)(E)

→ Refer to Chapter 5.

Constant numerical values used in the PLC, "K" indicates a decimal integer value, "H" indicates a hexadecimal value, and "E" indicates a real number (floating point data).

Constants are used as set values or present values of timers and counters, or operands for applied instructions.

2.6 Program Memory and Devices


2.6.1 Memory structure

1. In HCA8/HCA8CPLCs


HCA8/HCA8C PLCs are equipped with the RAM memory as standard.

By mounting a memory cassette, the memory type can be changed.

1) When using the built-in memory (without attached memory cassette)



2) When using an attached memory cassette (without using the built-in program memory)



2.6.2 Memory operations and latched (battery backed) (power ON/OFF and RUN/STOP)

1. Backup operation

The operations of the data memory, bit device memory and program memory in HCA8/HCA8CPLCs are classified as shown below:

1) Types of program memory

Item		Power OFF	Power OFF→ON	STOP→RUN	RUN→STOP
Parameter		Does not change.*1			
Sequence program		Does not change.*1			
Comment	Can be secured by parameter setting.	Does not change.*1			
File register		Does not change.*1			

2) Types of word device memory

a) HCA8/HCA8CPLC

Item		Power OFF	Power OFF→ON	STOP→RUN	RUN→STOP
Data register (D)	General type	Cleared.		Does not change.	Cleared.
		Does not change while M8033 is ON.			
	latched (battery backed) type	Does not change.*2			
	File type	Does not change.*1			
	Special type	Cleared.	Set to initial values.*3	Does not change.*3	
Extension register (R)	latched (battery backed) type	Does not change.*2			
Extension file register (ER)*4	File type	Does not change.			
Index register (V, Z)	V, Z	Cleared.		Does not change.	
Timer present value register (T)	For 100 ms	Cleared.		Does not change.	Cleared.
		Does not change while M8033 is ON.			
	For 10 ms	Cleared.		Does not change.	Cleared.
		Does not change while M8033 is ON.			
	Retentive type for 100 ms (battery backed)	Does not change.*2			
Retentive type for 1 ms (battery backed)	Does not change.*2				
Counter present value register (C)	General type	Cleared.		Does not change.	Cleared.
		Does not change while M8033 is ON.			
	latched (battery backed) type	Does not change.*2			
	High speed type (battery backed)	Does not change.*2			
Clock data	Present value (battery backed)	Does not change.*2			

*1. The contents of the program memory and device values are not backed up correctly in HCA8/HCA8C PLCs when the battery voltage becomes lower than the holding voltage if a memory cassette is not attached.

*2. Device values are not backed up correctly when the battery voltage becomes lower than the holding voltage.

*3. Some devices are cleared when the PLC status switches from STOP to RUN.

→ For special data registers, refer to Chapter 36.

*4. An optional memory cassette is required.

3) Types of bit device memory

a) HCA8/HCA8CPLC

Item		Power OFF	Power OFF→ON	STOP→RUN	RUN→STOP
Contact image memory (X, Y, M, S)	Input relay (X)	Cleared.		Does not change.	Cleared.
				Does not change while M8033 is ON.	
	Output relay (Y)	Cleared.		Does not change.	Cleared.
				Does not change while M8033 is ON.	
	General type auxiliary relay (M)	Cleared.		Does not change.	Cleared.
				Does not change while M8033 is ON.	
	latched (battery backed) type auxiliary relay (M)	Does not change.			
	Special type auxiliary relay (M)	Cleared.	Set to initial values.*1	Does not change.*1	
General type state relay (S)	Does not change.				
latched (battery backed) type state relay (S)	Does not change.				
Annunciator (S)	Does not change.				
Timer contact Time counting coil (T)	For 100 ms	Cleared.		Does not change.	Cleared.
				Does not change while M8033 is ON.	
	For 10 ms	Cleared.		Does not change.	Cleared.
				Does not change while M8033 is ON.	
Retentive type for 100 ms	Does not change.				
Retentive type for 1 ms	Does not change.				
Counter contact Counting coil Reset coil (C)	General type	Cleared.		Does not change.	Cleared.
				Does not change while M8033 is ON.	
	latched (battery backed) type	Cleared.		Does not change.	Cleared.
				Does not change while M8033 is ON.	
	High speed type	Cleared.		Does not change.	Cleared.
				Does not change while M8033 is ON.	

*1. Some devices are cleared when the PLC status switches from STOP to RUN.

→ For special auxiliary relay names and definitions, refer to Chapter 36.

Caution

Programs (when a memory cassette is not attached), latched (battery backed) type device values and

clock data are not backed up correctly when the battery voltage becomes low due to expiration of the battery life or another reason.

In such a case, clear latched (battery backed) type devices, transfer programs again (when a memory cassette is not attached), and then set initial values and clock data if necessary.

→ **For a rough guide to the life and replacement of the battery, refer to the respective PLC User's Manual [Hardware Edition].**

→ **For the latched type device initialization method, refer to Subsection 2.6.5.**

2.6.3 Types of backup methods against power failure

There are following types of latch (battery backup) for the program memory and built-in devices in the PLC.

1. Battery backup method

a) HCA8/HCA8CPLC

Item	Description
Latched (battery backed) contents	The battery backs up the RAM memory built in the PLC, latched (battery backed) type devices and clock data.
Maintenance	The battery life is around 5 years, (when the ambient temperature is 25°C). For replacement information, refer to the Users Manual [Hardware Edition] of each PLC.
Cautions	1) When the battery voltage becomes low, sequence programs and other latched (battery backed) contents are lost. 2) When an optional memory cassette (flash memory) is mounted, it is not necessary to back up sequence programs by the battery.

2. Memory cassette backup method

a) HCA8/HCA8CPLC

Item	Description
Latched (battery backed) contents	1) The flash memory built into the memory cassette backs up sequence programs. 2) A battery is required to back up latched (battery backed) devices and clock data from failure.
Maintenance	Maintenance is not necessary.
Cautions	The upper limit is set to the number of times for overwriting. (Refer to the Hardware Edition of the main unit.)

2.6.4 Change between general devices and latched (battery backed) devices

1. When using latched (battery backed) type devices as non-latch type devices

In HCA8/HCA8CPLCs, some latched (battery backed) type devices can be changed into non-latch type devices by the parameter settings.

Devices dedicated to latched type cannot be changed into non-latch type devices even by the parameter settings. Such devices can be handled as non-latch type devices by clearing all latched (battery backed) type devices by the initial pulse (M8002) in a program.

2. When using non-latch type devices as latched (battery backed) type devices

In HCA8/HCA8CPLCs, non-latch type devices can be changed into latched (battery backed) type devices by the parameter settings.

2.6.5 How to initialize devices (battery backed)


Latched type devices can be initialized by clearing the entire PLC memory using peripheral equipment, clearing all latched memory using the special auxiliary relay M8032, or executing the ZRST instruction. This subsection describes two major methods.

1. M8032 (latch memory all clear)

When M8032 is turned ON, all latched type devices*1 (including reset coils of timers and counters) are cleared.

M8032 can be turned ON and OFF using the forced ON/OFF operation from peripheral equipment or within the sequence program. Note that latched type devices cannot be turned ON while M8032 is ON. When turning ON M8032 within the sequence program, note that latched type devices are cleared during END processing after M8032 is turned ON.

Program example: This program clears all latched type devices.




→ For details, refer to Subsection 36.2.11.

2. ZRST (FNC 40) instruction (zone reset)

The ZRST instruction can clear multiple devices all at once.

(Because only a limited device range can be specified for the ZRST instruction, only a part of the latched type devices can be cleared at a time.)

Program example: This program clears latched (battery backed) type devices in the ranges shown in the table below in HCA8/HCA8CPLCs.



	Latched (battery backed) type device range
Auxiliary relay	M500~M7679
State	S500~S4095
Timer	T246~T255
Counter	C100~C199, C220~C255
Data register	D200~D7999

→ For details on the ZRST (FNC 40) instruction, refer to Section 12.1.

→ For details on latched type devices, refer to Subsection 2.6.2 and Chapter 4.

2.7 Types and Setting of Parameters

Setting of parameters means setting the environment where the PLC operates.

Almost all HC PLCs can be used with factory default values.

However, when it is necessary to attach a memory cassette, set the comment capacity, set the communication condition for serial ports, etc., the parameter settings must be changed using a programming tool such as personal computer.

2.7.1 Parameter list

The following items may be set in the parameter settings.

Classification	Item	Description
Memory capacity	Memory capacity	This parameter specifies the maximum value for the number of steps to which a sequence program can be input. 1) The upper limit is determined by the capacity of the built-in memory or optional memory. 2) The program memory, file register, comment area, and other special setting capacities are contained in this memory capacity.
	Comment area	This parameter incorporates comments into the program memory. 1) Because comments remain in the PLC, the contents can be easily understood at the time of maintenance. 2) Up to 50 comments can be input when one block is specified, but the program memory capacity is reduced because the comment area requires 500 steps in the memory capacity
	File register	This parameter incorporates data registers into the program memory. 1) A sequence program and control data such as machining set values can be handled together, which is convenient. 2) Up to 500 file registers can be created when one block is specified, but the program memory capacity is reduced because file registers require 500 steps in the memory capacity.
	Other special setting capacity	1) This parameter sets whether or not the special block/unit initial value setting function is used. When this function is used, the program memory capacity is reduced because this function requires 4000 steps (8 blocks) in the memory capacity. 2) This parameter sets whether or not the positioning setting (constants and setting table) in TBL (FNC152) instruction is used. When this setting is used, the program memory capacity is reduced because this setting requires 9000 steps (18 blocks) in the memory capacity. 3) This parameter sets whether or not the built-in CC-Link/LT function is used ^{*2} . When this function is used, the program memory capacity is reduced because this function requires 500 steps (1 block) in the memory capacity.
Device setting	Latch range	This parameter enables to change the latched (battery backed) device range and the non-latch device range inside the PLC

	setting	
I/O assignment setting	I/O assignment setting	This setting is not written to the PLC. When the I/O range is set according to the system configuration, however, inputs and outputs are checked by the program check in GX Developer.
	Special unit setting	This parameter sets the initial values of the buffer memory (BFM) for each special block/ unit number. It is necessary to set the memory capacity.
	Built-in CC-Link/LT Setup ^{*3}	Built-in CC-Link/LT Setup ^{*3} This parameter sets the transmission speed, point mode and station information. The memory capacity setting is required to set the station information.
PLC system setting (1) [PLC mode]	Batteryless mode*1	This parameter sets the PLC operation mode without a battery. When the batteryless mode is set, detection of battery voltage low level error is stopped automatically, and consequently, contents of latched devices becomes inconsistent and are initialized automatically.
	Battery mode*4	This parameter sets the PLC operation mode with a battery. When the check box "Use Battery" is checked, general type devices are changed to latched (battery backed) type devices.
	Modem initialization	This parameter automatically sends a specified AT command as an initialization command to a modem connected to the serial port.
	RUN terminal input setting	This parameter sets whether one input terminal in the PLC is used for RUN input.
	RUN terminal input number	This parameter specifies the input number of the RUN input described above. X000 to X017 (X000 to X007 in HCA8-8X8Y□..., HCA8C-8X8Y□)
PLC system setting (2) [Serial communication]	Serial port operation setting	This parameter corresponds to the following settings by specifying each contents on the PC screen: Setting of communication format (D8120, D8400 and D8420) Setting of station number (D8121 and D8421) Setting of timeout check (D8129, D8409 and D8429)
Positioning setting	Constant setting	This parameter sets interrupt inputs for the maximum speed, bias speed, creep speed, zero return speed, acceleration time, deceleration time, and DVIT instruction.*1 It is necessary to set the memory capacity.
	Detailed setting	This parameter sets the operation table. It is necessary to set the memory capacity.

Others	Keyword	This parameter sets protection to prevent erroneous read/incorrect write protection of a sequence program. The keyword and second keyword *5 can each be specified in 8 characters among A to F and 0 to 9.
	Program title	This parameter enables to set a character string to be used as the program title.

*1. This function is supported only in HCA8/HCA8CPLCs.

*2. This item is supported only in the HCA8C-16X16YT.

*3. This item is supported only in the HCA8C-16X16YT-2.

*5. The second keyword is supported in all HCA8/HCA8CPLCs Ver. 2.20 or later

2.7.2 Parameter initial values and available tools for changing parameter values

1) HCA8/HCA8CPLC

Item	GX Developer Initial value	Setting range	Programming tool		Display unit		
			HC -10P(-E)*1 HC -20P(-E)*1	HC -PCS/ WIN(-E)*1	GOT 1000	GOT-F900 Series*2 ET-940 Series*3	
Memory capacity (steps)	Program capacity	16000*4	Refer to Subsection 2.7.3.	2000	8000	16000	8000
	Katakana character comment capacity	0		0	0	–	–
	File register capacity	0		0	0	0	0
	Special unit initial value setting*5	Not used		–	–	–	–
	Positioning setting*5	Not used		–	–	–	–
	Built-in CC-Link/LT Setup*6	Not used		–	–	–	–
Latch range (battery backed)	Auxiliary relay [M]	500 to 1023	0 to 1023	500 to 1023			
	State relay [S]	500 to 999	0 to 999	500 to 999			
	Counter [C] (16 bits)	100 to 199	0 to 199	100 to 199			
	Counter [C] (32 bits)	220 to 255	200 to 255	220 to 255			
	Data register [D]	200 to 511	0 to 511	200 to 511			
Program title	Not registered	Refer to Subsection 2.7.1.	–	Not registered	–	–	
Entry code	Not registered		Not registered	Not registered	–	–	
Batteryless mode	OFF		–	OFF	–	–	
Modem initialization specification	Not set		–	Not set	–	–	
RUN terminal input	OFF		Not used	Not used (X0)	OFF	–	
Serial port operation setting	Not set		–	Not set	–	–	

*1. These programming tools are not applicable to HCA8/HCA8CPLCs. The initial values in HCA5 PLCs are shown above.

*2. Parameter values can be changed only by the F940WGOT, F94...GOT and F94...handy GOT.

*3. Only manuals in Japanese are available for the ET-940 Series.

*4. The initial value is 8000 steps in GX Developer Ver.8.13P to Ver.8.22Y.

*5. GX Developer Ver.8.23Z or later is applicable.

*6. This item is supported only in the HCA8C-16X16YT-2, and can be set using GX Developer Ver. 8.68W or later.

2.7.3 Memory capacity setting range

⊙ Built-in memory capacity √ Can be set by changing parameter.

Memory capacity setting		Comment capacity setting Unit: Block	File register capacity setting Unit: Block	Special unit initial value setting* ¹ Unit: Block	Positioning setting* ² Unit: Block	Built-in CCLink/LT Setup* ³ Unit: Block
Number of steps	HCA8 HCA8C					
2000 steps	√	0 to 3	0 to 3	-	-	1
4000 steps	√	0 to 7	0 to 7	-	-	1
8000 steps	√	0 to 15	0 to 14	8	-	1
16000 steps	√	0 to 31	0 to 14	8	18	1
32000 steps	√	0 to 63	0 to 14	8	18	1
64000 steps	⊙	0 to 127	0 to 14	8	18	1

Cautions on setting the memory capacity

When one block is set in each capacity setting, the memory capacity is reduced by 500 steps. Each setting should satisfy the following expression:

$$\boxed{\text{Memory capacity setting range}} \geq \boxed{\text{Comment capacity setting}} + \boxed{\text{File register capacity setting}} + \boxed{\text{Special unit initial value setting}^*1} + \boxed{\text{Positioning setting}^*2} + \boxed{\text{Built-in CC-Link/LT Setup}^*3}$$

- 1) With regard to the comment capacity, up to 50 device comments can be set in one block.
- 2) With regard to the file register capacity, up to 500 (16-bit) file registers can be set in one block.
- 3) In the special unit initial value setting*¹, 8 blocks (4000 steps) are used.
- 4) In the positioning setting*¹, 18 blocks (9000 steps) are used.
- 5) In the built-in CC-Link/LT setup*², 1 block (500 steps) are used.

*1. This item is supported only in HCA8/HCA8CPLCs, and can be set using GX Developer Ver. 8.23Z or later.

*2. This item can be set using GX Developer Ver. 8.23Z or later in HCA8/HCA8CPLCs.

*3. This item is supported only in the HCA8C-16X16YT-2, and can be set using GX Developer Ver. 8.68W or later.

Caution

- After changing the memory capacity setting, make sure to write both the programs and parameters to the PLC.

If only the parameters are written to the PLC, program errors (such as parameter error, circuit error and grammar error) may occur in the PLC.

2.7.4 Compatible optional memory model

1. HCA8/HCA8CPLC

Model name	Maximum number of steps	Memory type	Allowable number of times of writing	Remarks
HCA8-FLROM-64	64000	Flash memory	10000 times	Write-protect switch is provided.
HCA8-FLROM-16*1	16000	Flash memory	10000 times	Write-protect switch is provided
HCA8-FLROM-64L*1	64000	Flash memory	10000 times	Write-protect switch and loader function are provided.

*1. Can be used with HCA8C PLCs Ver.2.20 or later.

2.7.5 Keyword (entry code)

By registering the entry code in a PLC, the functions of programming tools, display modules, and display units to change programs, monitor devices, and current value changing function in the PLC can be restricted (access restriction).

- For the operations and restricted functions of display modules, refer to the PLC main unit Hardware Edition.
- For the operations and restricted functions of display units, refer to the respective display unit manual.

1. Differences in operations caused by the entry code type

The operations to change, cancel (delete) and reset the registered entry code vary depending on the entry code type.

Registered entry code	Entered entry code	Change	Cancel	Disable	Outline
Permanent PLC lock	-	-	-	-	The permanent PLC lock cannot be changed, canceled or reset.
Entry code	Entry code	✓	✓	✓	The entry code can be changed, canceled and reset.
Entry code + Second entry code	Entry code + Second entry code	✓	✓	✓	The entry code and second entry code can be changed, canceled and reset.
Entry code + Second entry code + Customer keyword	Entry code + Second entry code	✓	✓	✓	The entry code, second entry code and customer entry code can be changed, canceled and reset.
	Customer keyword	-	-	✓	The entry code can be reset.

2. Correspondence between PLC and peripheral equipment

	Available characters	Number of registered characters	Applicable PLC	GX Developer	GOT1000	GOT-F900 ET-940 *3	HC-10P (-E) HC-20P (-E)	HC-PCS /WIN (-E)
Entry code	0 to 9 and A to F	8	HCA8/HCA8C (Ver. 1.00 or later)	Ver.2.00A or later *1	Applicable	Only reset of entry code is allowed	Applicable	Applicable
Second entry code	0 to 9 and A to F	8 (16 total including entry code)	HCA8/HCA8C (Ver. 2.20 or later)	Ver.8.23Z or later *2	Applicable	Not applicable	Not applicable	Not applicable

*1. GX Developer Ver. 2.00A or later is applicable to HC Series PLC.

However, Ver. 8.13P or later is required in HCA8CPLCs, Ver. 8.23Z or later is required in HCA8PLCs,.

*2. GX Developer Ver. 8.23Z or later is applicable to HCA8/HCA8CPLCs.

*3. Only manuals in Japanese are available for the ET-940 Series.

*4. GT Designer2 Ver. 2.85P or later supports the customer keyword.

The security provided by the entry code, second entry code and customer keyword is limited, and is not always perfect.

3. Entry code setting and access restriction

Setting status	Peripheral equipment and access restriction																						
When the permanent PLC lock is selected	<p>The programming tool performs the following operations in accordance with the selected registration condition:</p> <p>Once the permanent PLC lock is set, it cannot be reset.</p> <p>To reset the permanent PLC lock or write programs again to the PLC, all-clear the PLC memory.</p> <table border="1"> <thead> <tr> <th rowspan="2">Registration condition</th> <th colspan="2">Program</th> <th rowspan="2">Monitoring</th> <th rowspan="2">Present value change</th> </tr> <tr> <th>Read</th> <th>Write</th> </tr> </thead> <tbody> <tr> <td>Write prohibited</td> <td>✓</td> <td>–</td> <td>✓</td> <td>✓</td> </tr> <tr> <td>Read and write prohibited</td> <td>–</td> <td>–</td> <td>✓</td> <td>✓</td> </tr> <tr> <td>All online operations prohibited</td> <td>–</td> <td>–</td> <td>–</td> <td>–</td> </tr> </tbody> </table>	Registration condition	Program		Monitoring	Present value change	Read	Write	Write prohibited	✓	–	✓	✓	Read and write prohibited	–	–	✓	✓	All online operations prohibited	–	–	–	–
Registration condition	Program		Monitoring	Present value change																			
	Read	Write																					
Write prohibited	✓	–	✓	✓																			
Read and write prohibited	–	–	✓	✓																			
All online operations prohibited	–	–	–	–																			
When the customer keyword is set	<p>The programming tool performs the following operations in accordance with the selected registration condition:</p> <p>It is not possible to cancel the entry code using the customer keyword.</p>																						

	Registration condition	Program		Monitoring	Present value change	
		Read	Write			
	Write prohibited	✓	–	✓	✓	
	Read and write prohibited	–	–	✓	✓	
	All online operations prohibited	–	–	–	–	
When both the entry code and second entry code are set	The programming tool performs the following operations in accordance with the selected registration condition					
	Registration condition	Program		Monitoring	Present value change	
	Write prohibited	✓	–	✓	✓	
	Read and write prohibited	–	–	✓	✓	
	All online operations prohibited	–	–	–	–	
When only the entry code is set	1) When using handy programming panel HC-10P(-E)/HC-20P(-E) The programming tool performs the following operations in accordance with the head character of the entry code (in 8 characters):					
		Head character of entry code	Program		Monitoring	Present value change
	All operations prohibited	A,D to F,0 to 9	–	–	–	–
	Read/Incorrect write protection	B	–	–	✓	✓
	Erroneous write prohibited	C	✓	–	✓	✓
	2) When using any programming tool, data access unit or GOT other than the HC-10P(-E)/HC-20P(-E) Read/Incorrect write protection is set for all entry codes					
When no entry code is set	All operations are enabled.					

Caution on selecting the permanent PLC lock

- Once the permanent PLC lock is set, it cannot be reset.

To reset the permanent PLC lock or write programs again to the PLC, all-clear the PLC memory.

Caution on registering the entry code

- The entry codes are provided to restrict access from peripheral equipment to programs created by the user. Take care to save/remember the entry codes.


If a registered entry code is forgotten, the online operations from the programming tool to the PLC are disabled depending on the programming tool type and the contents of the registered entry code.

Registering and changing the entry codes

This section explains the operating procedure of GX Developer (Ver.8.72A)

→ For the entry code registration/change procedure in HC-10P(-E), HC-20P(-E), and HC-PCS/WIN(-E), refer to the manual of each product.

1. Select [Online]-[Keyword setup]-[Register...] to open "New keyword register" dialog box.
2. Set the function selection (for the protection type), entry code, second entry code, customer entry code and protection level.



Set item	Contents of setting	Remarks
Function selection*1	Select either one. <ul style="list-style-type: none"> • Keyword protection • Permanent PLC lock 	When "Permanent PLC lock" is selected, it cannot be reset. To reset the permanent PLC lock or write programs again to the PLC, all-clear the PLC memory.
Keyword	Input 8 characters. Available characters are A to F and 0 to 9.	
2nd Keyword*1	Input 8 characters. Available characters are A to F and 0 to 9.	Before setting the second entry code, set the entry code first.
Customer keyword*1	Input 16 characters. Available characters are A to F and 0 to 9.	Before setting the customer keyword, set the entry code and second entry code first.
Protection level*1	Select either of the following: <ul style="list-style-type: none"> • Read/Write protection • Write protection • All online operation protection 	Before setting the protection level, set the second entry code or select "Permanent PLC lock" in "Function selection".


*2. The second entry code and protection level can be set in all HCA8/HCA8CPLCs Ver.2.20 or later.

Caution on registering the entry code

- The entry codes are provided to restrict access from peripheral equipment to programs created by the users. Keep the entry codes carefully.

If a registered entry codes is forgotten, the online operations from a programming tool to the PLC are disabled depending on the programming tool type and the contents of the registered entry code.

3. Click [Execution] button to open "Keyword confirmation" dialog box.
4. Input the entry codes again.




5. Click [OK] to register the entry codes to the PLC.

Reading/writing a program from/to a PLC with the entry codes registered

This section explains the operating procedure of GX Developer (Ver.8.72A)

→ **For the program reading/writing procedure in HC-10P(-E), HC-20P(-E), and HC-PCSWIN(-E), refer to the manual of each product.**

1. Select [Online]-[Read from PLC...]/[Write to PLC...] to open "Input current keyword." dialog box.
2. Input the keyword, 2nd keyword or customer keyword currently registered in the PLC.



Set item	Contents of setting	Remarks
Keyword	Input 8 characters. Available characters are A to F and 0 to 9.	When the customer keyword ^{*2} is set in the FX3G PLC, its former 8 characters are available.
2nd Keyword ^{*1}	Input 8 characters. Available characters are A to F and 0 to 9.	When the customer keyword ^{*2} is set in the FX3G PLC, its latter 8 characters are available.

*1. The second entry can be set in all HCA8/HCA8CPLCs Ver. 2.20 or later.

3. Click [Execution] button to verify the keywords you have input with the keywords currently registered in the PLC.


- When the entry code inputs are verified, the PLC executes "Read from PC" or "Write to PC".
- When the entry code inputs are not verified, the PLC does not execute "Read from PC" or "Write to PC".

Canceling the entry codes

This section explains the operating procedure of GX Developer (Ver.8.23Z)

→ **For the entry code canceling (deletion) procedure in HC-10P(-E), HC-20P(-E), and HC-PCSWIN(-E), refer to the manual of each product.**

1. Select [Online]-[Keyword setup]-[Delete...] to open "Keyword cancel" dialog box.
2. Input the keyword and 2nd keyword currently registered in the PLC.



Set item	Contents of setting	Remarks
Keyword	Input 8 characters. Available characters are A to F and 0 to 9.	It is not possible to cancel the entry code using the customer keyword.
2nd Keyword	Input 8 characters. Available characters are A to F and 0 to 9.	

3. Click [Execution] button to verify the entry codes you have input with the entry codes currently registered in the PLC.


- When the entry code inputs are verified, the PLC executes "Keyword Cancel".
- When the entry code inputs are not verified, the PLC does not execute "Keyword Cancel".

Resetting the entry codes, and validating the reset entry codes (Keyword Protect)

This section explains the operating procedure of GX Developer (Ver.8.72A)

→ **For the entry code reset procedure in HC-10P(-E), HC-20P(-E), and HC-PCS/WIN(-E), refer to the manual of each product.**

1. Select [Online]-[Keyword setup]-[Disable...] to open "Keyword Disable" dialog box.
2. Input the keyword, 2nd keyword or customer keyword currently registered in the PLC.



3. Click [Execution] button to reset the entry codes or validate the reset entry codes again.

2.7.6 Special unit initial value setting [GX Developer Ver.8.23Z or later]

The initial values of the buffer memory (BFM) in special function blocks/units connected to an HCA8/HCA8C

PLC (Ver.2.20 or later) can be set as a parameter in GX Developer (Ver.8.23Z or later).

When this parameter is used, it is not necessary to execute initial setting in a user program for special

function blocks/units requiring initial setting. The special unit initial value setting uses 4000 steps (8 blocks) in the memory capacity.

→ For the setting procedure, refer to Subsection 2.7.8

2.7.7 Positioning setting [for TBL (FNC152) instruction] [GX Developer Ver.8.23Z or later]

In the positioning setting available in all HCA8/HCA8CPLCs Ver. 2.20 or later, a table and constants for added TBL (FNC152) instruction can be set. Make sure to set this parameter when using TBL (FNC152) instruction.

The positioning setting for TBL (FNC152) instruction uses 9000 steps (18 blocks) in the memory capacity.

→ For details on TBL (FNC152) instruction, refer to the Positioning Control Manual.

2.7.8 Built-in CC-Link/LT Setup (dedicated to HCA8C-16X16YT-2)

The set item "Built-in CC-Link/LT Setup" is dedicated to the HCA8C-16X16YT-2.

The CC-Link/LT setting (transmission speed, point mode and station information) is available in the parameter setting using GX Developer Ver. 8.68W or later.

The built-in CC-Link/LT setup uses 500 steps (1 block) in the memory capacity.

→ For the setting procedure, refer to the HCA8CHardware Manual or Subsection 2.7.9.

2.7.9 Parameter settings by GX Developer


This subsection explains the parameter setting procedures by GX Developer (Ver.8.72A).

→ For details on entry codes, refer to Subsection 2.7.5.


1 Opening the parameter setting screen

In the project tree area provided on the left side of the screen, double-click [Parameter] → [PLC parameter].

If the project tree is not displayed, select [View] → [Project data list] from the toolbar.



2 Setting memory capacity



This example shows a window in an HCA8/HCA8C PLC.

Set item	Contents of setting	Setting range
Memory capacity	Set the program memory capacity. Initial value: 16000 ^{*1}	Refer to Subsection 2.7.3.
Comments capacity	Set the capacity of comments to be stored in the PLC. Initial value: 0 50 device comments/block (500 steps)	
File register capacity	Set the file register capacity. Initial value: 0 500 file registers/block (500 steps)	
Program capacity	The number of steps available for sequence program is displayed here.	
Special Function Memory capacity	Select whether the special unit initial value settings and positioning settings will be used or not.	–
Special Function Block Settings (8 Blocks) ^{*2}	Selects the initial value setting function for special function block/unit. (When this function is valid, the special unit setting is displayed on "I/O assignment" tab.)	–
Positioning Instruction Settings (18 Blocks)	Validates the TBL (FNC152) instruction setting function. (When this function is valid, the "Positioning" tab is displayed.)	–
Built-in CC-Link/LT Setup ^{*3}	Validates the CC-Link/LT station information setting function.	

*1. The initial value is 8000 steps in GX Developer Ver. 8.22 or earlier.


*2. This function is supported only in HCA8/HCA8CPLCs.

*3. This item is supported only in the HCA8C-16X16YT-2.

3 Setting devices

1. Click "Device" tab, and set devices.

The "Device" tab is available only in HCA8/HCA8CPLCs.




This example shows a window in an HCA8/HCA8CPLC.

Set item	Contents of setting	Setting range
Supplemental relay	Set the latched (battery backed) auxiliary relay range. Initial value: 500 to 1023	0 to 1023
State	Set the latched (battery backed) state relay range. Initial value: 500 to 999	0 to 999
Timer	The setting displayed here cannot be changed.	-
Counter (16bit)	Set the latched (battery backed) 16-bit counter range. Initial value: 100 to 199	0 to 199
Counter (32bit)	Set the latched (battery backed) 32-bit counter range. Initial value: 220 to 255	220 to 255
Data register	Set the data register range (battery backed). Initial value: 200 to 511	0 to 511
Extended register	All extension registers are latched (battery backed). This setting is fixed, and cannot be changed.	-

4 Setting the PC name

1. Click "PLC name" tab, and input the program title.




Set item	Contents of setting	Setting range
Title	Input the program title in up to 32 half-width characters (or 16 full-width characters).	32 half-width characters (or 16 full-width characters)

5 Assigning I/Os, setting the initial values for special units, and setting built-in CC-Link/LT

1. Click the "I/O assignment" tab, and then set the I/O assignment, special function block/unit names and built-in CC-Link/LT.

In order to use the "Special Unit" field, the "Special Function Block Settings" box in the "Memory capacity" tab must be checked first.

When setting the station information in "Built-in CC-Link/LT Setup", it is necessary to put a check mark to "Built-in CC-Link/LT Setup" on the "Memory capacity" tab.



This example shows a window in an HCA8/HCA8CPLC.


Set item		Contents of setting	Setting range
I/O	Input relay	When the I/O range is set here according to the system configuration, those inputs and outputs are checked in programming by GX Developer.	HCA8/HCA8C 0 to 377 FX3G: 0 to 177
	Output relay		HCA8/HCA8C 0 to 377 FX3G: 0 to 177
Special Unit* ¹ (It is necessary to set the memory capacity.)	Unit No.	This is the unit number of each special function block/unit.	–
	Unit Name	Set the name of each special function block/unit whose initial values are to be set.	32 half-width characters (or 16 full-width characters)
	Up	This button moves the cursor to the upper line (transposes the upper line).	–
	Down	This button moves the cursor to the lower line (transposes the lower line).	–
	Set...	This button displays "Special Function Block Settings" dialog box of the selected unit number. →Refer to the next page.	–
	Delete	This button deletes the setting of the selected unit number.	–
	Delete All	This button deletes all existing setting in "Special Unit" field.	–
Built-in CC-Link/LT Setup* ²	Read PLC data	This button reads "Special Unit" field from the connected PLC.	–
	Set...	This button displays the "Built-in CC-Link/LT Setup" dialog box.	–

*1. This area can be set only in HCA8/HCA8CPLCs.

*2. This item can be set only in the HCA8C-16X16YT-2.

2. On "Special Function Block Settings" dialog box, set the initial values of special function blocks and units.

The "Special Function Block Settings" tab is available only in HCA8/HCA8CPLCs.



This example shows a window in an HCA8/HCA8C PLC.

Set item	Contents of setting	Setting range
"Unit No." tab	Select the unit number of a special function block/unit to be set.	–
Unit Name	Set the name of a special function block/unit whose initial values are to be set. (The contents set on "I/O assignment" tab are displayed.)	32 half-width characters (or 16 full-width characters)
No.	This column indicates the order of initial value setting in the selected unit number. Numbers 1 to 98 can be set.	–
Address	Set the buffer memory address (BFM number) in a decimal value whose initial value is to be set.	*1
Comment	This column is displayed when device comments are registered. On the above screen, "Input mode of CH1 to CH4" is registered as the device comment for "U0\G0" (unit No. 0, BFM #0).	–
Value	Set a value to be set as the initial value of the buffer memory address (BFM number). Set the data length and type of the set value in "Size/Type" column.	*2
Size/Type	Select the size and type of a value set to the buffer memory among the following: 16bit/DEC 32bit/DEC 16bit/HEX 32bit/HEX	–
Insert	This button inserts a line in the currently selected position.	–
Delete	This button deletes the currently selected line.	–
Up	This button moves the cursor to the upper line (transposes the upper line).	–
Down	This button moves the cursor to the lower line (transposes the lower line).	–
Check the identification code before initializing	Put a check mark to check the model code of the special function block/unit before initialization.	–
Identification code	Set the model code of the special function block/unit.	*3

*1. Input buffer memory addresses (BFM numbers) that in the connected special function block/unit hold.


*2. To each buffer memory address (BFM number), set a value within the allowed range in the connected special function block/unit.

*3. Refer to the manual of the connected special function block/unit.

3. Click [End] button to finish the setting and close "Special Function Block Settings" dialog box.

4. Set the built-in CC-Link/LT on the "Built-in CC-Link/LT Setup" dialog box.

This item can be set only in the HCA8C-16X16YT-2.



Set item	Contents of setting	Setting range
Baud Rate	Select one of the following supported built-in CC-Link/LT transmission rates: 2.5Mbps 625kbps 156kbps	–
Point Mode	Select one of the following supported point modes: 16-point mode 4-point mode	–
No.	This item indicates the station number of the built-in CC-Link/LT module. Station numbers 1 to 64 are available.	–
Station type	Select one of the following station type: Remote I/O station (Input) Remote I/O station (Output) Remote I/O station (Input/Output) Remote device station* ¹	–
I/O pts	Select one of the following supported I/O point counts for each remote I/O and remote device station: 1 to 16, 32, 48, 64* ²	1 to 16, 32, 48, 64* ²
Reserve station select	Select whether or not the Built-in CC-Link/LT station is specified as a reserved station.	–
Up	This button moves the cursor to the upper line (transposes the upper line).	–
Down	This button moves the cursor to the lower line (transposes the lower line).	–
Insert	This button inserts a line in the currently selected position.	–
Delete	This button deletes the currently selected line.	–
Read Buffer memory	Click this button to read the transmission rate, point mode and station information of the built-in CC-Link/LT module.	–

*1. Select 16-point mode when using remote device stations. Remote device stations cannot be set in 4-point mode.

Only station numbers 40 to 64 are available for remote device stations.


*2. The station numbers 32, 48 and 64 are available when a remote device station is selected in Station type.

5. Click the [OK] button to finish the setup and close the "Built-in CC-Link/LT Setup" dialog box.

6 Setting the PLC system (1)

Click on the "PLC system (1)" tab to setup "Battery less mode", "MODEM initialized", and "RUN terminal input."

1) HCA8/HCA8CPLC




7 Setting the PLC system (2)

1. Click "PLC system (2)" tab.

2. Only when a latch (battery backed) area for a serial port exists through an extended PLC, select a channel to be set and put a check mark to "Operate communication setting."

When not performing the communication setting for a serial port, do not put a check mark to "Operate communication setting."



This example shows a window in an HCA8/HCA8CPLC.

Set item	Contents of setting	Setting range
Channel selection	Select a channel in which a serial port is set.	CH1,CH2
Operate communication setting	Put a check mark when using the selected serial port in "computer link", "no-protocol communication" or "inverter communication". Do not put a check mark when transferring and monitoring sequence programs in GX Developer or when using the selected serial port in simple N : N link or parallel link.	-
Protocol	Set each item in accordance with application. → For details on each item, refer to the Data Communication Edition manual.	
Data length		
Parity		
Stop bit		
Transmission speed		
Header		
Terminator		
Control line		
H/W type		
Control mode		
Sum check		
Transmission control procedure		
Station number setting		
Time out judge time		

8 Setting positioning


The positioning setting function is available in all HCA8/HCA8CPLCs Ver. 2.20 or later.

1. Click "Positioning" tab.


"Positioning" tab is displayed when a check mark is put to "Positioning" on "Memory capacity" tab.

2. Set the positioning constants in TBL (FNC152) instruction.

→ For TBL (FNC152) instruction, refer to the Positioning Control Manual.



This example shows a window in an HCA8/HCA8CPLC.



This example shows a window in an HCA8/HCA8CPLC.

Set item	Contents of setting	Setting range
Y0	Set the positioning table for the pulse output destination Y000.	-
Y1	Set the positioning table for the pulse output destination Y001	-
Y2*1	Set the positioning table for the pulse output destination Y002.	-
Y3*2	Set the positioning table for the pulse output destination Y003.	-
Rotation direction signal	Set the relay number of the rotation direction output signal. Initial setting: Pulse output destination Y000: Y010 Pulse output destination Y001: Y011 Pulse output destination Y002*1: Y012 Pulse output destination Y003*2: Y013 →Refer to the Positioning Control Manual.	HCA8/HCA8C: Y000 to Y357 M0 to M7679 S0 to S4095
Head Address	Set the head number of devices storing the set data (pulse number and frequency). 1600 devices (HCA8and HCA8C) are occupied starting from the head device number set here without regard to the number of axes. Initial setting: R0 →Refer to the Positioning Control Manual	HCA8/HCA8C: D0 to D6400 R0 to R31168
No.	This column shows the table number. Numbers 1 to 100 can be set.	-
Positioning	Select the positioning type among the following:	-


Instruction	DDVIT (Interrupt positioning instruction)*3 DPLSV (Variable speed output pulse instruction) DDRVI (Relative positioning instruction) DDRVA (Absolute positioning instruction) →Refer to the Positioning Control Manual	
Pulse	Set the pulse number output by the operation (instruction) set in "Positioning Instruction" column. →Refer to the Positioning Control Manual.	Refer to the Positioning Control Manual.
Frequency [Hz]	Set the speed (pulse frequency) output by the operation (instruction) set in "Positioning Instruction" column. →Refer to the Positioning Control Manual	Refer to the Positioning Control Manual.
Up	This button transposes the selected line to the upper line.	-
Down	This button transposes the selected line to the lower line.	-
Insert	This button inserts a line in the currently selected position.	-
Delete	This button deletes the currently selected line.	-
Delete all lines	This button deletes the entire setting of the positioning table for the selected pulse output destination.	-
Positioning table settings will not be initialized when the PLC is powered on	A check mark here means not to transfer the positioning setting when PLC turns ON. Put a check mark when changing the positioning setting from a display unit, etc., and then using the changed contents even after restoring the power. At this time, set a latched (battery backed) type device to "Head Address"	-
Write	This button writes the contents of the positioning table created here to up to 1600 devices (HCA8and HCA8C) starting from "Head Address"	-
Read	This button reads the contents of the existing positioning table from all pulse output destinations, up to 1600 devices (HCA8and HCA8C) starting from "Head Address", but does not read device numbers without the "positioning instruction" setting.	-

*2. Note that this item can only be set if two HCA8-2HSY-ADP adapters are connected to the HCA8PLC.

*3. This area can be set only in HCA8/HCA8CPLCs.

9 Transferring parameters (and sequence program) to the PLC

1. Select [Online]-[Write to PLC...] from the tool menu to display "Write to PLC" dialog box



This example shows a window in an HCA8/HCA8CPLC.

*1. For Ver. 8.13P to 8.24A of GX Developer, the PLC type is HCA8C.

2. Put a check mark to "Parameter", and click [Execute] button.

The selected contents are transferred to the PLC.

The transferred parameters become valid when the PLC switches from RUN to STOP.

When the communication setting is changed in step 7 "PLC system (2)", restore the PLC power.

Caution













After changing the memory capacity setting, make sure to write both the programs and parameters to the PLC.

If only the parameters are written to the PLC, program errors (such as parameter error, circuit error and grammar error) may occur in the PLC.

3. Instruction List



This chapter introduces a list of instructions available in programming.

3.1 Basic Instructions

Mnemonic	Name	Symbol	Function	Applicable devices	Reference
Contact Instruction					
LD	Load		Initial logical operation contact type NO (normally open)	X,Y,M,S,D□.b,T,C	Section 7.1
LDI	Load Inverse		Initial logical operation contact type NC (normally closed)	X,Y,M,S,D□.b,T,C	Section 7.1
LDP	Load Pulse		Initial logical operation of Rising edge pulse	X,Y,M,S,D□.b,T,C	Section 7.5
LDF	Load Falling Pulse		Initial logical operation of Falling/trailing edge pulse	X,Y,M,S,D□.b,T,C	Section 7.5
AND	AND		Serial connection of NO (normally open) contacts	X,Y,M,S,D□.b,T,C	Section 7.3
ANI	AND Inverse		Serial connection of NC (normally closed) contacts	X,Y,M,S,D□.b,T,C	Section 7.3
ANDP	AND Pulse		Serial connection of Rising edge pulse	X,Y,M,S,D□.b,T,C	Section 7.5
ANDF	AND Falling Pulse		Serial connection of Falling/trailing edge pulse	X,Y,M,S,D□.b,T,C	Section 7.5
OR	OR		Parallel connection of NO (normally open) contacts	X,Y,M,S,D□.b,T,C	Section 7.4
ORI	OR Inverse		Parallel connection of NC (normally closed) contacts	X,Y,M,S,D□.b,T,C	Section 7.4
ORP	OR Pulse		Parallel connection of Rising edge pulse	X,Y,M,S,D□.b,T,C	Section 7.5
ORF	OR Falling Pulse		Parallel connection of Falling/trailing edge pulse	X,Y,M,S,D□.b,T,C	Section 7.5

Mnemonic	Name	Symbol	Function	Applicable devices	Reference
Connection Instruction					
ANB	AND Block		Serial connection of multiple parallel circuits	-	Section 7.7
ORB	OR Block		Parallel connection of multiple contact circuits	-	Section 7.6
MPS	Memory Point Store		Stores the current result of the internal PLC operations	-	Section 7.8
MRD	Memory Read		Reads the current result of the internal PLC operations		Section 7.8
MPP	Memory POP		Pops (recalls and removes) the currently stored result		Section 7.8
INV	Inverse		Invert the current result of the internal PLC operations	-	Section 7.10
MEP	MEP		Conversion of operation result to leading edge pulse	-	Section 7.11
MEF	MEF		Conversion of operation result to trailing edge pulse	-	Section 7.11
Out Instruction					
OUT	OUT		Final logical operation type coil drive	Y,M,S,D□.b,T,C	Section 7.2
SET	SET		SET Bit device latch ON	Y,M,S,D□.b	Section 7.13
RST	Reset		RESET Bit device OFF	Y,M,S,D□.b,T,C,D,R,V,Z	Section 7.13
PLS	Pulse		Rising edge pulse	Y,M	Section 7.12
PLF	Pulse Falling		Falling/trailing edge pulse	Y,M	Section 7.12
Master Control Instruction					
MC	Master Control		Denotes the start of a master control block	Y,M	Section 7.9
MCR	Master Control Reset		Denotes the end of a master control block	-	Section 7.9
Other Instruction					
NOP	No Operation		No operation or null step	-	Section 7.14
End Instruction					
END	END		Program END, I/O refresh and Return to Step 0	-	Section 7.15

3.2 Step Ladder Instructions

Mnemonic	Name	Symbol	Function	Applicable devices	Reference
STL	Step Ladder		Starts step ladder	S	Chapter 34
RET	Return		Completes step ladder	–	Chapter 34













3.3 Applied Instructions ... in Ascending Order of FNC Number

Applied instructions such as Arithmetic operation, Rotation and Shift, Handy instructions etc. are used especially when numeric data is handled.

*1: The instruction is provided in the HCA5Series Ver.3.00 or later. *4: The function is changed in the HCA8C Series Ver.2.20 or later.

*2: The function is changed in the HCA8C Series Ver.1.30 or later. *5: The instruction is provided in the HCA8C Series Ver.2.20 or later.





*3: The instruction is provided in the HCA8C Series Ver.1.30 or later.

FNC No.	Mnemonic	Symbol	Function
Program Flow			
00	CJ		Conditional Jump
01	CALL		Call Subroutine
02	SRET		Subroutine Return
03	IRET		Interrupt Return
04	EI		Enable Interrupt
05	DI		Disable Interrupt
06	FEND		Main Routine Program End
07	WDT		Watchdog Timer Refresh
08	FOR		Start a FOR/NEXT Loop
09	NEXT		End a FOR/NEXT Loop
Move and Compare			
10	CMP		Compare
11	ZCP		Zone Compare

*1: The instruction is provided in the HCA5Series Ver.3.00 or later. *4: The function is changed in the HCA8C Series Ver.2.20 or later.

*2: The function is changed in the HCA8C Series Ver.1.30 or later. *5: The instruction is provided in the HCA8C Series Ver.2.20 or later.

*3: The instruction is provided in the HCA8C Series Ver.1.30 or later.

FNC No.	Mnemonic	Symbol	Function
12	MOV		Move
13	SMOV		Shift Move
14	CML		Complement
15	BMOV		Block Move

*1: The instruction is provided in the HCA5 Series Ver.3.00 or later. *4: The function is changed in the HCA8C Series Ver.2.20 or later.

*2: The function is changed in the HCA8C Series Ver.1.30 or later. *5: The instruction is provided in the HCA8C Series Ver.2.20 or later.

*3: The instruction is provided in the HCA8C Series Ver.1.30 or later

FNC No.	Mnemonic	Symbol	Function
Move and Compare			
16	FMOV		Fill Move
17	XCH		Exchange
18	BCD		Conversion to Binary Coded Decimal
19	BIN		Conversion to Binary
Arithmetic and Logical Operation (+, -, ×, ÷)			
20	ADD		Addition
21	SUB		Subtraction
22	MUL		Multiplication
23	DIV		Division
24	INC		Increment
25	DEC		Decrement
26	WAND		Logical Word AND
27	WOR		Logical Word OR
28	WXOR		Logical Exclusive OR
29	NEG		Negation
Rotation and Shift Operation			
30	ROR		Rotation Right
31	ROL		Rotation Left
32	RCR		Rotation Right with Carry
33	RCL		Rotation Left with Carry
34	SFTR		Bit Shift Right

*1: The instruction is provided in the HCA5Series Ver.3.00 or later. *4: The function is changed in the HCA8C Series Ver.2.20 or later.

*2: The function is changed in the HCA8C Series Ver.1.30 or later. *5: The instruction is provided in the HCA8C Series Ver.2.20 or later.

*3: The instruction is provided in the HCA8C Series Ver.1.30 or later

FNC No.	Mnemonic	Symbol	Function
Rotation and Shift Operation			
35	SFTL		Bit Shift Left
36	WSFR		Word Shift Right
37	WSFL		Word Shift Left
38	SFWR		Shift write [FIFO/FILO control]
39	SFRD		Shift Read [FIFO Control]
Data Operation			
40	ZRST		Zone Reset
41	DECO		Decode
42	ENCO		Encode
43	SUM		Sum of Active Bits
44	BON		Check Specified Bit Status
45	MEAN		Mean
46	ANS		Timed Annunciator Set
47	ANR		Annunciator Reset
48	SQR		Square Root
49	FLT		Conversion to Floating Point
High Speed Processing			
50	REF		Refresh
51	REFF		Refresh and Filter Adjust
52	MTR		Input Matrix
53	HSCS		High Speed Counter Set

*1: The instruction is provided in the HCA5Series Ver.3.00 or later. *4: The function is changed in the HCA8C Series Ver.2.20 or later.

*2: The function is changed in the HCA8C Series Ver.1.30 or later. *5: The instruction is provided in the HCA8C Series Ver.2.20 or later.

*3: The instruction is provided in the HCA8C Series Ver.1.30 or later.

FNC No.	Mnemonic	Symbol	Function
High Speed Processing			
54	HSCR		High Speed Counter Reset
55	HSZ		High Speed Counter Zone Compare
56	SPD		Speed Detection
57	PLSY		Pulse Y Output
58	PWM		Pulse Width Modulation
59	PLSR		Acceleration/Deceleration Setup
Handy Instruction			
60	IST		Initial State
61	SER		Search a Data Stack
62	ABSD		Absolute Drum Sequencer
63	INCD		Incremental Drum Sequencer
64	TTMR		Teaching Timer
65	STMR		Special Timer
66	ALT		Alternate State
67	RAMP		Ramp Variable Value
68	ROTC		Rotary Table Control
69	SORT		SORT Tabulated Data
External FX I/O Device			
70	TKY		Ten Key Input
71	HKY		Hexadecimal Input
72	DSW		Digital Switch (Thumbwheel Input)

*1: The instruction is provided in the HCA5Series Ver.3.00 or later. *4: The function is changed in the HCA8C Series Ver.2.20 or later.

*2: The function is changed in the HCA8C Series Ver.1.30 or later. *5: The instruction is provided in the HCA8C Series Ver.2.20 or later.



















*3: The instruction is provided in the HCA8C Series Ver.1.30 or later.

FNC No.	Mnemonic	Symbol	Function
External FX I/O Device			
73	SEGD		Seven Segment Decoder
74	SEGL		Seven Segment With Latch
75	ARWS		Arrow Switch
76	ASC		ASCII Code Data Input
77	PR		Print (ASCII Code)
78	FROM		Read From A Special Function Block
79	TO		Write To A Special Function Block
External FX Device			
80	RS		Serial Communication
81	PRUN		Parallel Run (Octal Mode)
82	ASCI		Hexadecimal to ASCII Conversion
83	HEX		ASCII to Hexadecimal Conversion
84	CCD		Check Code
85	VRRD		Volume Read
86	VRSC		Volume Scale
87	RS2		Serial Communication 2
88	PID		PID Control Loop
89 to 99	-		
Data Transfer 2			
100, 101	-		
102	ZPUSH		Batch Store of Index Register

*1: The instruction is provided in the HCA5Series Ver.3.00 or later. *4: The function is changed in the HCA8C Series Ver.2.20 or later.

*2: The function is changed in the HCA8C Series Ver.1.30 or later. *5: The instruction is provided in the HCA8C Series Ver.2.20 or later.

*3: The instruction is provided in the HCA8C Series Ver.1.30 or later.

FNC No.	Mnemonic	Symbol	Function
Data Transfer 2			
103	ZPOP		Batch POP of Index Register
104 to 109	-		
Floating Point			
110	ECMP		Floating Point Compare
111	EZCP		Floating Point Zone Compare
112	EMOV		Floating Point Move
113 to 115	-		
116	ESTR		Floating Point to Character String Conversion
117	EVAL		Character String to Floating Point Conversion
118	EBCD		Floating Point to Scientific Notation Conversion
119	EBIN		Scientific Notation to Floating Point Conversion
120	EADD		Floating Point Addition
121	ESUB		Floating Point Subtraction
122	EMUL		Floating Point Multiplication
123	EDIV		Floating Point Division
124	EXP		Floating Point Exponent
125	LOGE		Floating Point Natural Logarithm
126	LOG10		Floating Point Common Logarithm
127	ESQR		Floating Point Square Root
128	ENEG		Floating Point Negation
129	INT		Floating Point to Integer Conversion

*1: The instruction is provided in the HCA5Series Ver.3.00 or later. *4: The function is changed in the HCA8C Series Ver.2.20 or later.

*2: The function is changed in the HCA8C Series Ver.1.30 or later. *5: The instruction is provided in the HCA8C Series Ver.2.20 or later.

*3: The instruction is provided in the HCA8C Series Ver.1.30 or later.

FNC No.	Mnemonic	Symbol	Function	FX0U	FX3UC	FX3G	FX1S	FX1N	FX2N	FX1NC	FX2NC	Reference
Floating Point												
130	SIN	I — SIN S D	Floating Point Sine	✓	✓	-	-	-	✓	-	✓	Section 18.18
131	COS	I — COS S D	Floating Point Cosine	✓	✓	-	-	-	✓	-	✓	Section 18.19
132	TAN	I — TAN S D	Floating Point Tangent	✓	✓	-	-	-	✓	-	✓	Section 18.20
133	ASIN	I — ASIN S D	Floating Point Arc Sine	✓	✓	-	-	-	-	-	-	Section 18.21
134	ACOS	I — ACOS S D	Floating Point Arc Cosine	✓	✓	-	-	-	-	-	-	Section 18.22
135	ATAN	I — ATAN S D	Floating Point Arc Tangent	✓	✓	-	-	-	-	-	-	Section 18.23
136	RAD	I — RAD S D	Floating Point Degrees to Radians Conversion	✓	✓	-	-	-	-	-	-	Section 18.24
137	DEG	I — DEG S D	Floating Point Radians to Degrees Conversion	✓	✓	-	-	-	-	-	-	Section 18.25
138, 139	-											-
Data Operation 2												
140	WSUM	I — WSUM S D n	Sum of Word Data	✓	*5	-	-	-	-	-	-	Section 19.1
141	WTOB	I — WTOB S D n	WORD to BYTE	✓	*5	-	-	-	-	-	-	Section 19.2
142	BTOW	I — BTOW S D n	BYTE to WORD	✓	*5	-	-	-	-	-	-	Section 19.3
143	UNI	I — UNI S D n	4-bit Linking of Word Data	✓	*5	-	-	-	-	-	-	Section 19.4
144	DIS	I — DIS S D n	4-bit Grouping of Word Data	✓	*5	-	-	-	-	-	-	Section 19.5
145, 146	-											-
147	SWAP	I — SWAP S	Byte Swap	✓	✓	-	-	-	✓	-	✓	Section 19.6
148	-											-
149	SORT2	I — SORT2 S m1m2 D n	Sort Tabulated Data 2	✓	*5	-	-	-	-	-	-	Section 19.7

*1: The instruction is provided in the HCA5Series Ver.3.00 or later. *4: The function is changed in the HCA8C Series Ver.2.20 or later.

*2: The function is changed in the HCA8C Series Ver.1.30 or later. *5: The instruction is provided in the HCA8C Series Ver.2.20 or later.

*3: The instruction is provided in the HCA8C Series Ver.1.30 or later.

FNC No.	Mnemonic	Symbol	Function
Positioning Control			
150	DSZR		DOG Search Zero Return
151	DVIT		Interrupt Positioning
152	TBL		Batch Data Positioning Mode
153, 154	-		
155	ABS		Absolute Current Value Read
156	ZRN		Zero Return
157	PLSV		Variable Speed Pulse Output
158	DRVI		Drive to Increment
159	DRVA		Drive to Absolute
Real Time Clock Control			
160	TCMP		RTC Data Compare
161	TZCP		RTC Data Zone Compare
162	TADD		RTC Data Addition
163	TSUB		RTC Data Subtraction
164	HTOS		Hour to Second Conversion
165	STOH		Second to Hour Conversion
166	TRD		Read RTC data
167	TWR		Set RTC data
168	-		
169	HOUR		Hour Meter

*1: The instruction is provided in the HCA5Series Ver.3.00 or later. *4: The function is changed in the HCA8C Series Ver.2.20 or later.

*2: The function is changed in the HCA8C Series Ver.1.30 or later. *5: The instruction is provided in the HCA8C Series Ver.2.20 or later.

*3: The instruction is provided in the HCA8C Series Ver.1.30 or later.

FNC No.	Mnemonic	Symbol	Function
External Device			
170	GRY		Decimal to Gray Code Conversion
171	GBIN		Gray Code to Decimal Conversion
172 to 175	-		
176	RD3A		Read form Dedicated Analog Block
177	WR3A		Write to Dedicated Analog Block
178, 179	-		
Extension Function			
180	EXTR		External ROM Function (FX2N/FX2NC)
Others			
181	-		
182	COMRD		Read Device Comment Data
183	-		
184	RND		Random Number Generation
185	-		
186	DUTY		Timing Pulse Generation
187	-		
188	CRC		Cyclic Redundancy Check
189	HCMOV		High Speed Counter Move
Block Data Operation			
190, 191	-		
192	BK+		Block Data Addition
193	BK-		Block Data Subtraction

*1: The instruction is provided in the HCA5Series Ver.3.00 or later. *4: The function is changed in the HCA8C Series Ver.2.20 or later.

*2: The function is changed in the HCA8C Series Ver.1.30 or later. *5: The instruction is provided in the HCA8C Series Ver.2.20 or later.

*3: The instruction is provided in the HCA8C Series Ver.1.30 or later.

FNC No.	Mnemonic	Symbol	Function
Block Data Subtraction			
194	BKCMP#	$\left \text{BKCMP} \# \begin{array}{ c c c c } \hline S1 & S2 & D & n \\ \hline \end{array} \right $	Block Data Compare $(S1) = (S2)$
195	BKCMP>	$\left \text{BKCMP} > \begin{array}{ c c c c } \hline S1 & S2 & D & n \\ \hline \end{array} \right $	Block Data Compare $(S1) > (S2)$
196	BKCMP<	$\left \text{BKCMP} < \begin{array}{ c c c c } \hline S1 & S2 & D & n \\ \hline \end{array} \right $	Block Data Compare $(S1) < (S2)$
197	BKCMP<=	$\left \text{BKCMP} <= \begin{array}{ c c c c } \hline S1 & S2 & D & n \\ \hline \end{array} \right $	Block Data Compare $(S1) \leq (S2)$
198	BKCMP<=	$\left \text{BKCMP} <= \begin{array}{ c c c c } \hline S1 & S2 & D & n \\ \hline \end{array} \right $	Block Data Compare $(S1) \leq (S2)$
199	BKCMP>=	$\left \text{BKCMP} >= \begin{array}{ c c c c } \hline S1 & S2 & D & n \\ \hline \end{array} \right $	Block Data Compare $(S1) \geq (S2)$
Character String Control			
200	STR	$\left \text{STR} \begin{array}{ c c c } \hline S1 & S2 & D \\ \hline \end{array} \right $	BIN to Character String Conversion
201	VAL	$\left \text{VAL} \begin{array}{ c c c } \hline S & D1 & D2 \\ \hline \end{array} \right $	Character String to BIN Conversion
202	\$+	$\left \$+ \begin{array}{ c c c } \hline S1 & S2 & D \\ \hline \end{array} \right $	Link Character Strings
203	LEN	$\left \text{LEN} \begin{array}{ c c } \hline S & D \\ \hline \end{array} \right $	Character String Length Detection
204	RIGHT	$\left \text{RIGHT} \begin{array}{ c c c } \hline S & D & n \\ \hline \end{array} \right $	Extracting Character String Data from the Right
205	LEFT	$\left \text{LEFT} \begin{array}{ c c c } \hline S & D & n \\ \hline \end{array} \right $	Extracting Character String Data from the Left
206	MIDR	$\left \text{MIDR} \begin{array}{ c c c } \hline S1 & D & S2 \\ \hline \end{array} \right $	Random Selection of Character Strings
207	MIDW	$\left \text{MIDW} \begin{array}{ c c c } \hline S1 & D & S2 \\ \hline \end{array} \right $	Random Replacement of Character Strings
208	INSTR	$\left \text{INSTR} \begin{array}{ c c c c } \hline S1 & S2 & D & n \\ \hline \end{array} \right $	Character string search
209	\$MOV	$\left \$\text{MOV} \begin{array}{ c c } \hline S & D \\ \hline \end{array} \right $	Character String Transfer
Data Operation 3			
210	FDEL	$\left \text{FDEL} \begin{array}{ c c c } \hline S & D & n \\ \hline \end{array} \right $	Deleting Data from Tables
211	FINS	$\left \text{FINS} \begin{array}{ c c c } \hline S & D & n \\ \hline \end{array} \right $	Inserting Data to Tables
212	POP	$\left \text{POP} \begin{array}{ c c c } \hline S & D & n \\ \hline \end{array} \right $	Shift Last Data Read [FILO Control]

*1: The instruction is provided in the HCA5Series Ver.3.00 or later. *4: The function is changed in the HCA8CSeries Ver.2.20 or later.

*2: The function is changed in the HCA8CSeries Ver.1.30 or later. *5: The instruction is provided in the HCA8CSeries Ver.2.20 or later.

*3: The instruction is provided in the HCA8CSeries Ver.1.30 or later.

FNC No.	Mnemonic	Symbol	Function
Data Operation 3			
213	SFR		Bit Shift Right with Carry
214	SFL		Bit Shift Left with Carry
215 to 219	-		
Data Comparison			
220 to 223	-		
224	LD=		Load Compare (S1) = (S2)
225	LD>		Load Compare (S1) > (S2)
226	LD<		Load Compare (S1) < (S2)
227	-		
228	LD<>		Load Compare (S1) ≠ (S2)
229	LD<=		Load Compare (S1) ≤ (S2)
230	LD>=		Load Compare (S1) ≥ (S2)
231	-		
232	AND=		AND Compare (S1) = (S2)
233	AND>		AND Compare (S1) > (S2)
234	AND<		AND Compare (S1) < (S2)
235	-		
236	AND<>		AND Compare (S1) ≠ (S2)
237	AND<=		AND Compare (S1) ≤ (S2)
238	AND>=		AND Compare (S1) ≥ (S2)
239	-		

*1: The instruction is provided in the HCA5Series Ver.3.00 or later. *4: The function is changed in the HCA8C Series Ver.2.20 or later.

*2: The function is changed in the HCA8C Series Ver.1.30 or later. *5: The instruction is provided in the HCA8C Series Ver.2.20 or later.

*3: The instruction is provided in the HCA8C Series Ver.1.30 or later.

FNC No.	Mnemonic	Symbol	Function
Data Comparison			
240	OR=		OR Compare (S1) = (S2)
241	OR>		OR Compare (S1) > (S2)
242	OR<		OR Compare (S1) < (S2)
243	-		
244	OR<=		OR Compare (S1) <= (S2)
245	OR<=		OR Compare (S1) <= (S2)
246	OR>=		OR Compare (S1) >= (S2)
247 to 249	-		
Data Table Operation			
250 to 255	-		
256	LIMIT		Limit Control
257	BAND		Dead Band Control
258	ZONE		Zone Control
259	SCL		Scaling (Coordinate by Point Data)
260	DABIN		Decimal ASCII to BIN Conversion
261	BINDA		BIN to Decimal ASCII Conversion
262 to 268	-		
269	SCL2		Scaling 2 (Coordinate by X/Y Data)

*1: The instruction is provided in the HCA5Series Ver.3.00 or later. *4: The function is changed in the HCA8C Series Ver.2.20 or later.

*2: The function is changed in the HCA8C Series Ver.1.30 or later. *5: The instruction is provided in the HCA8C Series Ver.2.20 or later.

*3: The instruction is provided in the HCA8C Series Ver.1.30 or later.

FNC No.	Mnemonic	Symbol	Function
External Device Communication (Inverter Communication)			
270	IVCK	I — IVCK S1 S2 D n	Inverter Status Check
271	IVDR	I — IVDR S1 S2 S3 n	Inverter Drive
272	IVRD	I — IVRD S1 S2 D n	Inverter Parameter Read
273	IVWR	I — IVWR S1 S2 S3 n	Inverter Parameter Write
274	IVBWR	I — IVBWR S1 S2 S3 n	Inverter Parameter Block Write
275 to 277	-		
Data Transfer 3			
278	RBFM	I — RBFM m1 m2 D n1 n2	Divided BFM Read
279	WBFM	I — WBFM m1 m2 S n1 n2	Divided BFM Write
High Speed Processing 2			
280	HSCT	I — HSCT S1 m S2 D n	High Speed Counter Compare With Data Table
281 to 289	-		
Extension File Register Control			
290	LOADR	I — LOADR S n	Load From ER
291	SAVER	I — SAVER S m D	Save to ER
292	INITR	I — INITR S n	Initialize R and ER
293	LOGR	I — LOGR S m D1 n D2	Logging R and ER
294	RWER	I — RWER S n	Rewrite to ER
295	INITER	I — INITER S n	Initialize ER
296 to 299	-		

4. Devices in Detail

This chapter explains how numeric values are handled in the PLC as well as the roles and functions of various built-in devices including I/O relays, auxiliary relays, state relays, counters and data registers. The following content provides a basis for handling the PLC.

4.1 Device Number List

Device numbers are assigned as shown below.

For input relay numbers and output relay numbers when I/O extension equipment and special extension equipment are connected to the PLC main unit, refer to the HCA8Hardware Edition.

1) HCA8/HCA8CPLC

Device name	Description			Reference
I/O relay				
Input relay	X000 to X367*1	248 points	Device numbers are octal. The total number of inputs and outputs is 256.	Section 4.2
Output relay	Y000 to Y367*1	248 points		
Auxiliary relay				
General type [variable]	M0 to M499	500 points	The setting can be changed between the latched (battery backed) type and the non-latched type using parameters.	Section 4.3
Latched (battery backed) type [variable]	M500 to M1023	524 points		
Latched (battery backed) type [fixed]	M1024 to M7679	6656 points		
Special type *2	M8000 to M8511	512 points		Chapter 36
State relay				
Initial state (general type [variable])	S0 to S9	10 points	The setting can be changed between the latched (battery backed) type and the non-latched type using parameters.	Section 4.4
General type [variable]	S10 to S499	490 points		
Latched (battery backed) type [variable]	S500 to S899	400 points		
Annunciator (latched (battery backed) type [variable])	S900 to S999	100 points		
Latched (battery backed) type [fixed]	S1000 to S4095	3096 points		
Timer (on-delay timer)				
100 ms	T0 to T191	192 points	0.1 to 3,276.7 sec	Section 4.5
100 ms [for subroutine or interrupt routine]	T192 to T199	8 points	0.1 to 3,276.7 sec	
10 ms	T200 to T245	46 points	0.01 to 327.67 sec	
Retentive type for 1 ms	T246 to T249	4 points	0.001 to 32.767 sec	
Retentive type for 100 ms	T250 to T255	6 points	0.1 to 3,276.7 sec	
1 ms	T256 to T511	256 points	0.001 to 32.767 sec	

Device name	Description		Reference
Counter			
General type up counter (16 bits) [variable]	C0 to C99	100 points	Section 4.6
Latched (battery backed) type up counter (16 bits) [variable]	C100 to C199	100 points	
General type bi-directional counter (32 bits) [variable]	C200 to C219	20 points	
Latched (battery backed) type bi-directional counter (32 bits) [variable]	C220 to C234	15 points	
High speed counter			
1-phase 1-counting input Bi-directional (32 bits)	C235 to C245	8 points maximum can be used among C235 to C255 [latched (battery backed) type]. The setting can be changed between the latched (battery backed) type and the non-latch type using parameters.	Section 4.7
1-phase 2-counting input Bi-directional (32 bits)	C246 to C250	-2,147,483,648 to 2,147,483,647 counts Hardware counter*3 1 phase: 100 kHz × 6 points, 10 kHz × 2 points	
2-phase 2-counting input Bi-directional (32 bits)	C251 to C255	2 phases: 50 kHz (1 edge count), 50 kHz (4 edge count) Software counter 1 phase: 40 kHz 2 phases: 40 kHz (1 edge count), 10 kHz (4 edge count)	
Data register (32 bits when used in pair form)			
General type (16 bits) [variable]	D0 to D199	200 points	Section 4.9
latched (battery backed) type (16 bits) [variable]	D200 to D511	312 points	
latched (battery backed) type (16 bits) [fixed] <file register>	D512 to D7999 <D1000 to D7999>	7488 points <7000 points>	
Special type (16 bits)*2	D8000 to D8511	512 points	Chapter 36
Index type (16 bits)	V0 to V7, Z0 to Z7	16 points	Section 4.11
Extension register/Extension file register			
Extension register (16 bits)	R0 to R32767	32768 points	Section 4.10
Extension file register (16 bits)	ER0 to ER32767	32768 points	
Pointer			
For jump and branch call	P0 to P4095	4096 points	For CJ and CALL instructions
Input interrupt Input delay interrupt	I0□□ to I5□□	6 points	Section 4.12
Timer interrupt	I6□□ to I8□□	3 points	
Counter interrupt	I010 to I060	6 points	
Nesting			
For master control	N0 to N7	8 points	For MC instruction

Device name	Description		Reference
Constant			
Decimal (K)	16 bits	-32768 to +32767	Chapter 5
	32 bits	-2,147,483,648 to +2,147,483,647	
Hexadecimal (H)	16 bits	0 to FFFF	
	32 bits	0 to FFFFFFFF	
Real number (E)	32 bits	-1.0 × 2 ¹²⁸ to -1.0 × 2 ⁻¹²⁶ , 0, 1.0 × 2 ⁻¹²⁶ to 1.0 × 2 ¹²⁸ Both the decimal point expression and the exponent expression are available.	
Character string (" ")	Character string	Specify characters by quotation marks. In a constant of an instruction, up to 32 half-width characters are available.	

*1. Available device numbers vary depending on the PLC. For details, refer to Section 4.2.

*2. For supported functions, refer to Chapter 36.

For handling of the latched (battery backed) area, refer to Section 2.6.

*3. When the HCA8-4HX-ADP is connected to an HCA8PLC, the maximum input frequency is set as follows:

1 phase: 200 kHz

2 phases: 100 kHz (1 edge count). 100 kHz (4 edge count)

4.2 I/O Relays [X, Y]

Some input relays and output relays are secured in the main unit, and others are assigned to extension devices according to the connection order. Because I/O relays are numbered in octal, numeric values such as "8" and "9" do not exist.


4.2.1 Numbers of I/O relays

The table below shows input relay (X) and output relays (Y) numbering (Relay numbers are assigned in octal.)

HCA8 PLC	Model name	HCA8-8X8Y	HCA8-16X16Y	HCA8-24X24Y	HCA8-32X32Y	HCA8-40X40Y	HCA8-64X64Y	When extended	256 points in total
	Input	X000 to X007 8 points	X000 to X017 16 points	X000 to X027 24 points	X000 to X037 32 points	X000 to X047 40 points	X000 to X077 64 points	X000 to X367 248 points	
	Output	Y000 to Y007 8 points	Y000 to Y017 16 points	Y000 to Y027 24 points	Y000 to Y037 32 points	Y000 to Y047 40 points	Y000 to Y077 64 points	Y000 to Y367 248 points	


4.2.2 Functions and roles

Examples of terminal names and wiring (sink input) are for the HCA8Series PLC.



4.2.3 Operation timing of input relays

The PLC executes sequence control by repeatedly executing the following processing procedure. In this batch I/O method, not only are there driving times of input filters and output devices but also response delays caused by operation cycles. (Refer to Section 6.3.)



4.3 Auxiliary Relay [M]

There are many auxiliary relays inside the PLC. Coils of auxiliary relays are driven by contacts of various devices inside the PLC in the same way as output relays.

Auxiliary relays have many electronically NO contacts and NC contacts which can be used arbitrarily inside the PLC. However, external loads cannot be driven directly by these contacts. External loads should be driven by output relays.

4.3.1 Numbers of auxiliary relays

The table below shows auxiliary relay (M) numbers. (Numbers are assigned in decimal.)

1. HCA8/HCA8CPLC

General type	latched (battery backed) type	Fixed latched (battery backed) type	Special type
M0 to M499 500 points ^{*1}	M500 to M1023 524 points ^{*2}	M1024 to M7679 6656 points ^{*3}	M8000 to M8511 512 points

*1. This area is not latched (battery backed). It can be changed to a latched (battery backed) area by setting the parameters.

*2. This area is latched (battery backed). It can be changed to a non-latched (non-battery-backed) area by setting the parameters.


*3. The characteristics of latch (battery backup) cannot be changed in the parameters.

When simple N : N link or parallel link is used, some auxiliary relays are occupied for the link.

→ **Refer to the Data Communication Edition manual.**

4.3.2 Functions and operation examples

1. General type



Auxiliary relay circuit

All of general type auxiliary relays turn OFF when the PLC turns OFF. When the ON/OFF status of auxiliary relays just before power failure is required in control, use latched (battery backed) type auxiliary relays.


2. Latched (battery backed) type

When the power is turned OFF while the PLC is operating, all of the output relays and general type auxiliary relays turn OFF.

When restoring the power again, all of the output relays and general type auxiliary relays remain OFF except those whose input condition is ON. In some output relays and auxiliary relays, however, the ON/OFF status just before power failure should be stored and then replicated when restoring the power, depending on control targets. In such a case, use latched (battery backed) type auxiliary relays.


In HCA8/HCA8CPLCs, latched (battery backed) type devices are backed up by the battery built into the PLC.

→ **For details on backup method against power failure, refer to Section 2.6.**




The figure on the left shows an operation example of M600 (latched [battery backed] type device) in a selfholding circuit. When X000 turns ON and M600 turns ON in this circuit, M600 holds its operation by itself even if X000 is opened. Because M600 is a latched (battery backed) type device, it remains activated when the operation is restarted even after X000 has turned OFF due to power failure. If an NC contact of

X001 is opened when the operation is restarted, however, M600 is deactivated.



The figure on the left shows a circuit using the SET and RST instructions.

1) Application example of latched (battery backed) type auxiliary relays




In some cases, the table should be restarted in the same direction as the direction selected just before power failure.

X000 = ON (at the left limit) → M600 = ON → The table is driven rightward. → The power is turned OFF. → The table is stopped in an intermediate position. → The table is restarted (M600 = ON). → X001 = ON (at the right limit) → M600 = OFF, M601 = ON → The table is driven leftward

2) Method for using a fixed latched (battery backed) type auxiliary relay as a general type auxiliary relay

When using a fixed latched (battery backed) type auxiliary relay as a general type auxiliary relay, provide a reset circuit shown in the figure below around the head step in the program. Ex. HCA8/HCA8CPLCs



4.4 State Relay [S]

State relays (S) are important devices to program stepping type process control simply, and combined with the step ladder instruction STL.

State relays can be used in the SFC (sequential function chart) programming method.

→ For programming by the step ladder instruction and SFC method, refer to Chapter 34.

4.4.1 Numbers of state relays

The table below shows state relay (S) numbers. (Numbers are assigned in decimal.)

1. HCA8/HCA8CPLC

Initial state type	General type	Latched (battery backed) type	Fixed latched (battery backed) type	Annunciator type
S0 to S9 10 points* ¹	S0 to S499 500 points* ¹	S500 to S899 400 points* ²	S1000 to S4095 3096 points* ³	S900 to S999 100 points* ²


*1. This area is not latched (battery backed). It can be changed to a latched (battery backed) area by setting the parameters.

*2. This area is latched (battery backed). It can be changed to a non-latched (non-battery-backed) area by setting the parameters.

*3. The characteristics of latch (battery backup) cannot be changed in the parameters.

4.4.2 Functions and operation examples

1. General type



In the stepping type process control shown in the left figure, when the start signal X000 turns ON, the state relay S20 is set (turned ON) and the solenoid valve Y000 for moving down turns on.

When the lower limit switch X001 turns ON the state relay S21 is set (turned ON) and the solenoid valve Y001 for clamping turns on.

When the clamp confirmation limit switch X002 turns ON, the state relay S22 is set (turned ON).

When the operation proceeds to the next step, the

state relay in the preceding step is automatically reset (turned OFF).

When the PLC turns OFF, all of general type state relays are turned OFF.

When the ON/OFF status just before power failure is required, use latched (battery backed) type state relays.

State relays have many NO contacts and NC contacts in auxiliary relays, and such contacts can be used arbitrarily in programs.

the same way as in sequence

When state relays (S) are not used for step ladder can be used in general sequences in the same way as (as shown in the figure on the right).


instructions, they auxiliary relays (M)

2. Latched (battery backed) type

- Latched (battery backed) type state relays store their ON/OFF status even if the power is shut down while the PLC is operating, so the operation can be restarted from the last point in the process. In HC 3U/HC 3UC PLCs, latched (battery backed) type devices are backed up by the battery built into the PLC.

→ For details on backup against power failure, refer to Section 2.6.

- When using latched (battery backed) type state relays as general type state relays, provide a reset circuit shown in the right figure around the head step in the program.




3. Annunciator type

Annunciator type state relays can be used as outputs for external fault diagnosis.

For example, when an external fault diagnosis circuit shown in the figure below is created and the contents of the special data register D8049 are monitored, the small lest number out of the active state relays S900 to S999 is stored in D8049.

If two or more faults have occurred, the smallest state number having a fault is displayed at first. When the fault is cleared, the next smallest state number having a fault is stored



When the special auxiliary relay M8049 is driven, monitoring becomes valid.

If the forward end detection input X000 is not activated within 1 second after the forward output Y000 is driven, S900 is activated.

If both the upper limit detection input X001 and the lower limit detection input X002 are deactivated at the same time for 2 seconds or more, S901 is activated.

In a machine whose tact time is less than 10 seconds, if the switch X004 which is designed to be activated during one-cycle operation of the machine is not activated while the continuous operation mode input X003 is ON, S902 is activated.

When any annunciator among S900 to S999 turns ON, the special auxiliary relay M8048 is activated and the fault display output Y010 is activated.

The state relays activated by the external fault diagnosis program can be turned OFF by the reset button X005.

Every time X005 is set to ON, the active annunciator with the smallest number is reset in turn.

While the special auxiliary relay M8049 is not driven, annunciator type state relays can be used as latched (battery backed) type state relays in sequence programs in the same way as general type state relays.

In the SFC programming mode in the HC-PCS/WIN(-E), however, S900 to S999 cannot be programmed as a processes flow in SFC diagrams.

4.5 Timer [T]

Timers add and count clock pulses of 1 ms, 10 ms, 100 ms, etc. inside the PLC. When the counted value reaches a specified set value, the output contact of the timer turns on.

A set value can be directly specified by a constant (K) in the program memory, or indirectly specified by the contents of a data register (D).

4.5.1 Numbers of timers

The table below shows timer (T) numbers. (The numbers are assigned in decimal.)

1. HCA8/HCA8CPLC


For 100 ms pulses 0.1 to 3276.7 sec	For 10 ms pulses 0.01 to 327.67 sec	Retentive type for 1 ms pulses* ¹ 0.001 to 32.767 sec	Retentive type for 100 ms pulses* ¹ 0.1 to 3276.7 sec	For 1 ms pulses 0.001 to 32.767 sec
T 0 to T199 200 points ----- Routine program type T192 to T199	T200 to T245 46 points	T246 to T249 4 points for Interrupt execution Latched (battery backed) type* ¹	T250 to T255 6 points Latched (battery backed) type* ¹	T256 to T511 256 points

Timer numbers not used for timers can be used as data registers for storing numeric values.


*1. In HCA8/HCA8CPLCs, retentive type timers are backed up by the battery.

4.5.2 Functions and operation examples

1. General type




2. Retentive type



4.5.3 Set value specification method


1. Specifying a constant (K)



T10 is a 100 ms (0.1 sec) type timer.

When the constant "100" is specified, T10 works as a 10-second timer (0.1 sec × 100 = 10 sec)

2. Indirectly specifying a data register



Turns on when T10 reaches the indirectly specified value of the defined data register, previously set by a digital switch.

Note that the set value of a latched (battery backed) type register is not held correctly sometimes when the battery voltage becomes low.

4.5.4 Cautions on routines

1) Use timers T192 to T199 in subroutines and interrupt routines. These timers execute counting when a coil instruction or END instruction is executed.


When such a timer reaches the set value, its output contact turns on when a coil instruction or END instruction is executed.

Because general type timers execute counting only when a coil instruction is executed (Refer to "4.5.5 Details of timer operation and timer accuracy" below.), they do not execute counting and do not operate normally if they are used in subroutines or interrupt routines in which a coil instruction is executed only in a certain condition.

2) When a retentive timer for 1 ms pulses (T246 to T249) is used in a subroutine or interrupt routine, note that its output contact turns on when the first coil instruction is executed after the retentive timer has reached the set value.

4.5.5 Details of timer operation and timer accuracy

A timer (except interrupt execution type) starts counting when a coil is driven, and its output contact turns on when the first coil instruction is executed after the timer has reached timeout.



As shown in the above operation diagram, the accuracy of operation of the timer contact after the coil is driven until the contact turns on is shown in the following outline:


T ^{+T₀} α : 0.001 sec (timer for 1 ms), 0.01 sec (timer for 10 ms) or 0.1 sec (timer for 100 ms)
^{-α} T : Timer set value (sec)
 T₀: Operation cycle (sec)

If the contact is programmed before the timer coil, "+2T₀" is obtained in the worst case.


When the timer set value is "0", the output contact turns on when a coil instruction is executed in the next cycle. An interrupt execution type timer for 1 ms pulses counts clock pulses of 1 ms as an interrupt processing after a coil instruction has been executed.

4.5.6 Program examples [off-delay timer and flicker timer]

Off-delay timer



Flicker timer (blink)




Multi-timer by the applied instruction STMR (FNC 65) <HCA8/HCA8CPLC>

By this instruction, off-delay timers, one-shot timers and flicker timers can be easily created.

→ For details, refer to Section 14.6.

Off-delay timer and one-shot timer

A value specified by "m" becomes the set value of the timer specified by (S) . 10-second in this example.




M0 is an off-delay timer.

M1 is a one-shot timer after "ON → OFF" operation.

M2 and M3 are provided for a flicker timer, and connected as shown in the program example for flicker timer (below).

Flicker timer



When M3 is connected as shown in the left figure, M2 and M1 become flicker outputs.

When X000 is set to OFF, M0, M1 and M3 are turned OFF and T10 is reset after the set time.

Do not use the timers here in other general circuits again.

In addition, the timer time can be set according to the switch input time by the teaching timer instruction TTMR (FNC 64).


4.5.7 Handling timers as numeric devices

In timers, the output contact operating in accordance with the set value is used in some cases, and the present value is used as numeric data for control in other cases.


The figures below show the structure of the timer present value registers. When a timer number is specified in an operand of an applied instruction, the timer is handled as a device storing 16-bit or 32-bit data in the same way as data registers.

1. Structure of timer present value register

1) 16-bit



2) 32-bit



2. Use examples in applied instructions

For the full use of timers as numeric devices, refer to the explanation of applied instructions later.

4.6 Counter [C]

4.6.1 Numbers of counters

The table below shows counter (C) numbers. (Numbers are assigned in decimal.)

→ For high speed counters, refer to Section 4.7

1. HCA8/HCA8CPLC

16-bit up counter Counting range: 0 to 32767		32-bit bi-directional counter Counting range: -2,147,483,648 to +2,147,483,647	
General type	Latched (battery backed) type (protected by battery against power failure)	General type	Latched (battery backed) type (protected by battery against power failure)
C0 to C99 100 points* ¹	C100 to C199 100 points* ²	C200 to C219 20 points* ¹	C220 to C234 15 points* ²

*1. This area is not latched (battery backed). It can be changed to a latched (battery backed) area by setting the parameters.

*2. This area is latched (battery backed). It can be changed to a non-latched (non-battery-backed) area by setting the parameters.

4.6.2 Features of counters

The table below shows the features of 16-bit counters and 32-bit counters. They can be used in accordance with the operating condition such as the counting direction switching and counting range, etc.

Item	16-bit counter	32-bit counter
Counting direction	Up-counting	Up-counting and down-counting can be switched (as shown in Subsection 4.6.3)
Set value	1 to 32767	-2,147,483,648 to +2,147,483,647
Set value specification	Constant (K) or data register	Constant (K) or a pair of data registers
Current value change	Does not change after counting up	Changes even after counting up (ring counter)
Output contact	Latches after counting up	Latches (in up-counting), or reset (in down-counting)
Reset operation	When RST instruction is executed, current value of counter is reset to "0" and output contact returns	
Current value register	16 bits	32 bits

4.6.3 Related devices (to specify counting direction) [32-bit counter]


When an auxiliary relay for switching the counting direction is set to ON, the counter executes down-counting, and when set to OFF, the counter executes up-counting.

Counter No.	Counting direction switching relay	Counter No.	Counting direction switching relay	Counter No.	Counting direction switching relay	Counter No.	Counting direction switching relay
C200	M8200	C209	M8209	C218	M8218	C227	M8227
C201	M8201	C210	M8210	C219	M8219	C228	M8228
C202	M8202	C211	M8211	C220	M8220	C229	M8229
C203	M8203	C212	M8212	C221	M8221	C230	M8230
C204	M8204	C213	M8213	C222	M8222	C231	M8231
C205	M8205	C214	M8214	C223	M8223	C232	M8232
C206	M8206	C215	M8215	C224	M8224	C233	M8233
C207	M8207	C216	M8216	C225	M8225	C234	M8234
C208	M8208	C217	M8217	C226	M8226		

4.6.4 Functions and operation examples

1. General type and latched (battery backed) type 16-bit up counters

- The valid set range of 16-bit binary up counter is from K1 to K32767 (decimal constant). K0 provides the same operation as K1, and the output contact turns on at the first counting.
 - In general type counters, the counter value is cleared when the PLC turns off. In latch type counters, however, the counter value just before power failure is stored (backed up by the battery); The counter value in the subsequent operations can be added to the last counter value.
 - Every time the coil C0 is driven by the counting input X011, the current value of the counter increases. When a coil instruction is executed 10 times, the output contact turns on. After that, the current value of the counter does not change even if the counting input X011 turns on after that.
- When the RST input X010 turns ON and then RST instruction is executed, the current value of the counter is reset to "0" and the output contact returns.



- The counter set value can be set by a constant (K) as shown above, or indirectly specified by a data register number. For example, when D10 is specified and the contents of D10 are "123", it is equivalent to "K123".
- If data beyond the set value is written to the current value register by MOV instruction, etc., the OUT coil turns ON and the current value register becomes the set value when the next counting input is received.
- For latched (battery backed) type counters, the current value, output contact operation and reset status

are backed up against power failure.

In HCA8/HCA8CPLCs, latched type counters are backed up by the battery built into the PLC.

→ For details on backup methods against power failure, refer to Section 2.6.

2. General type and latched (battery backed) type 32-bit bi-directional counters


The valid set range of 32-bit binary bi-directional counters is from $-2,147,483,648$ to $+2,147,483,647$ (decimal constant). The counting direction (up or down) is specified by special auxiliary relays M8200 to M8234.

- When M8UUU is driven for CUUU, a counter executes down-counting. When M8UUU is not driven, a counter executes up-counting. (Refer to the previous page.)
- The set value (positive or negative) can be specified by a constant (K) or the contents of data registers (D).

When data registers are used, 32-bit data composed of paired serial devices are treated as set values. For example, when D0 is specified, D1 and D0 provide a 32-bit set value.

- When the coil C200 is driven by the counting input X014, a counter starts up-counting or down-counting.

When the current value of a counter increases from -6 to -5 , the output contact is set. When the current value decreases from -5 to -6 , the output contact is reset.



- The current value increases or decreases regardless of the operation of the output contact. When a counter executes up-counting from $+2,147,483,647$, the counter value becomes $-2,147,483,648$. In the same way, when a counter executes down-counting from $-2,147,483,648$, the counter value becomes $+2,147,483,647$. (This type of counter is called ring counter.)
- When the reset input X013 turns ON and then RST instruction is executed, the current value of the counter is reset to "0" and the output contact returns.
- For latched (battery backed) type counters, the current value, output contact operation and reset status are backed up against power failure.

In HCA8/HCA8CPLCs, latched type counters are backed up by the battery built into the PLC.

→ For details on backup methods against power failure, refer to Section 2.6.

- A 32-bit counter can be used as a 32-bit data register. 32-bit counters cannot be handled as target devices in 16-bit applied instructions.
- If data beyond the set value is written to the current value register by DMOV instruction, etc., the counter continues counting and the contact does not change when the next counting input is received.


4.6.5 Set value specification method

1. 16-bit counter

1) Specification by constant (K)



2) Indirect specification (D)




2. 32-bit counter

1) Specification by constant (K)



2) Indirect specification (D)



4.6.6 Response speed of counters

Counters execute counting by cyclic operating for contact operations of internal signals X, Y, M, S, C, etc. inside the PLC.

For example, when X011 is specified as counting input, its ON duration and OFF duration should be longer than the cycle time of the PLC (which is tens of Hz or less usually).

On the other hand, high speed counters described later execute counting as an interrupt processing for specific input, and can execute counting at 5 k to 6 kHz regardless of the cycle time.

→ For high speed counters, refer to Section 4.7.

4.6.7 Handling counters as numeric devices

Counters use output contacts operating in accordance with the set value or use the counter value (current


value) as numeric data for control.

The figure below shows the structure of the current value register of a counter. When a counter number is specified in an operand of an applied instruction in execution, the counter is handled as a device storing 16-bit or 32-bit data in the same way as data register.


A 32-bit counter is handled as 32-bit data.

1. Structure of register storing current value of counter

1) 16-bit




2) 32-bit



2. Examples in applied instructions

For the full use of counters as numeric devices, refer to the explanation of applied instructions later.



C20 (current value) is transferred to D10.

A decimal integer "100" is compared with C30 (current value), and the result is output to M0 to M2.

The contents of C10 (current value) are converted into BCD, and output to Y000 to Y007.

(Seven-segment display unit is controlled.)

C5 (current value) is multiplied by 2, and transferred to (D5, D4)

C 200 (current value) is transferred to (D1, D0).

C200 (current value) is compared with a decimal integer zone 100 to 20000, and the result is output to

M10 and M12

*1. Make sure to use 32-bit operation instructions for 32-bit counters.

4.7 High Speed Counter [C] (HCA8/HCA8CPLC)

4.7.1 Types and device numbers of high speed counters

1. Types of high speed counters

The main unit has built-in 32-bit high speed bi-directional counters (1-phase 1-count, 1-phase 2-count and 2-phase 2-count). These high speed counters are classified into hardware type or software type according to the counting method. Some high speed counters are capable of using an external reset input terminal and an external start input terminal (for counting start).

2. Classification of high speed counters according to counting method

- Hardware counters: These types of counters execute counting by hardware, but may be switched to software counters depending on the operating condition.

→ For the condition handled as software counters,
refer to Subsection 4.7.9.

- Software counters: These types of counters execute counting as CPU interrupt processing.

It is necessary to use each software counter within both limitations of maximum response frequency and total frequency.

→ For the limitation of response frequency depending on the total frequency,
refer to Subsection 4.7.10.

3. Types of high speed counters and input signal forms

The table below shows the types (1-phase 1-count, 1-phase 2-count and 2-phase 2-count) and input signals (waveforms) of high speed counters.

		Input signal form	Counting direction
1-phase 1-count input		UP/DOWN	Down-count or up-count is specified by turning on or off M8235 to M8245. ON: Down-counting OFF: Up-counting
1-phase 2-count input		UP DOWN	A counter executes up-count or down-count as shown on the left. The counting direction can be checked with M8246 to M8250. ON: Down-counting OFF: Up-counting
2-phase 2-count input	1 edge count	A phase B phase Up-counting A phase B phase Down-counting	A counter automatically executes up-count or down-count according to changes in the input status of the A/ B phase as shown on the left. The counting direction can be checked with M8251 to M8255. ON: Down-counting OFF: Up-counting
	4 edge count	A phase B phase Up-counting A phase B phase Down-counting	

4. Cautions on counterpart equipment connected to high speed counter inputs

General-purpose inputs X000 to X007 are used for high speed counter inputs. An encoder*1 adopting the

output method shown in the table below can be connected depending on the connected terminal. Encoders adopting the voltage output method and absolute encoders cannot be connected to high speed counter inputs.

→ For the wiring, refer to the Hardware Edition of the main unit.

Output method of encoder which can be directly connected to input terminal in main unit	Open collector transistor output method compatible with 24V DC
Output method of encoder which can be directly connected to input terminal in FX3U-4HSX-ADP	Differential line driver output method (output voltage: 5V DC or less)

*1. A rotary encoder adopting the output method shown above may not operate correctly depending on the electrical compatibility. Check the specifications before connecting an encoder.

5. High speed counter device list

	Classification	Counter No.	Edge count	Data length	External reset input terminal	External start input terminal	
1-phase 1-count input	Hardware counter*1	C235*2 C236*2 C237*2 C238*2 C239*2 C240*2	—	32-bit bi-directional counter	Not provided	Not provided	
		C244(OP)*3 C245(OP)*3	—				
	Software counter	C241 C242 C243	—		Provided*5	Not provided	
		C244*3 C245*3	—		Provided*5	Provided	
1-phase 2-count input	Hardware counter*1	C246*2 C248(OP)*2*3	—	32-bit bi-directional counter	Not provided	Not provided	
	Software counter	C247 C248*3	—		Provided*5	Not provided	
		C249 C250	—		Provided*5	Provided	
2-phase 2-count input	Hardware counter*1	C251*2	1*4 4*4	32-bit bi-directional counter	Not provided	Not provided	
			C253*2				1*4 4*4
		Software counter			C252	1*4 4*4	Provided*5
			C253(OP)*6			1*4 4*4	Not provided
	C254 C255				1*4 4*4	Provided*5	Provided

*1. They are handled as software counters depending on the operating condition. When they are handled as software counters, they have limitations on both maximum response frequency and total frequency.

→ For the condition handled as software counters, refer to Subsection 4.7.9.

→ For the total frequency, refer to Subsection 4.7.10

*2. Cautions on wiring should be considered for these high speed counters.

→ For the wiring, refer to the Hardware Edition of the main unit.

*3. C244, C245 and C248 are usually used as software counters, but can be used as hardware counters C244 (OP), C245 (OP) and C248 (OP) by combining a special auxiliary relay (M8388, M8390 to M8392).

→ For the method to switch the counter function, refer to Subsection 4.7.7.

*4. 2-phase 2-input counter is usually 1 edge count counter, but can be used as a 4 edge count counter by combining a special auxiliary relay (M8388, M8198 or M8199).

→ **For the method to use a 2-phase 2-input 4 edge count counter, refer to Subsection 4.7.8.**

*5. The external reset input is usually reset by turning ON, but can be changed to be reset by turning OFF by combining special auxiliary relays (M8388 and M8389).

→ **For the method to change the logic of the external reset input, refer to Subsection 4.7.6.**

*6. The counter C253 is usually used as a hardware counter, but can be used as the counter C253 (OP) not equipped with reset input by combining special auxiliary relays (M8388 and M8392).

In this case, C253 (OP) is handled as a software counter.

Notation of high speed counter devices

For some high speed counters in HCA8 and HCA8CPLCs, the assignment of input terminals will switch when special auxiliary relays are used.

Such high speed counter devices are classified below. Note that description as (OP) is not available in programming.

Standard Device Numbers	Switched Device Numbers	Standard Device Numbers	Switched Device Numbers
C244	C244(OP)	C248	C248(OP)
C245	C245(OP)	C253	C253(OP)

4.7.2 Input assignment for high speed counters

Inputs X000 to X007 are assigned as shown in the table below according to each high speed counter number.

When a high speed counter is used, the filter constant of a corresponding input number in the main unit automatically changes (X000 to X005: 5 μ s, X006 and X007: 50 μ s). Input terminals not used for high speed counters, however, can be used as general inputs.

When HCA8-4HX-ADP unit is connected to an HCA8PLC, input terminals inside bold-line frames in the table below are assigned to the first HCA8-4HX-ADP unit, and other input terminals are assigned to the second HCA8-4HX-ADP unit.

→ **For the input specifications of the HCA8-4HX-ADP, refer to the HCA8Hardware Edition.**

→ **For the input specifications of the main unit, refer to the Hardware Edition of the main unit.**

	Counter No.	Classification	Input terminal assignment								
			X000	X001	X002	X003	X004	X005	X006	X007	
1-phase 1-count input	C235* ¹	H/W* ²	U/D								
	C236* ¹	H/W* ²		U/D							
	C237* ¹	H/W* ²			U/D						
	C238* ¹	H/W* ²				U/D					
	C239* ¹	H/W* ²					U/D				
	C240* ¹	H/W* ²						U/D			
	C241	S/W	U/D	R							
	C242	S/W			U/D	R					
	C243	S/W					U/D	R			
	C244	S/W	U/D	R						S	
	C244(OP)* ³	H/W* ²								U/D	
	C245	S/W			U/D	R					S
	C245(OP)* ³	H/W* ²									U/D
1-phase 2-count input	C246* ¹	H/W* ²	U	D							
	C247	S/W	U	D	R						
	C248	S/W				U	D	R			
	C248(OP)* ^{1,3}	H/W* ²				U	D				
	C249	S/W	U	D	R					S	
	C250	S/W				U	D	R			S
2-phase 2-count input* ⁴	C251* ¹	H/W* ²	A	B							
	C252	S/W	A	B	R						
	C253* ¹	H/W* ²				A	B	R			
	C253(OP)* ³	S/W				A	B				
	C254	S/W	A	B	R					S	
	C255	S/W				A	B	R			S

H/W: Hardware counter S/W: Software counter U: Up-counting input D: Down-counting input
 A: A phase input B: B phase input R: External reset input S: External start input

*1. Cautions on wiring should be considered for these high speed counters.

→ For the wiring, refer to the Hardware Edition of the main unit.

*2. Hardware counters are switched to software counters when a comparison set/reset instruction for high speed counter (DHSCS, DHSCR, DHSZ or DHSCT) is used.

The counter C253 is switched to a software counter when the logic of the external reset input signal is reversed.

→ For the condition under which it is handled as a software counter, refer to Subsection 4.7.9.

*3. When a special auxiliary relay is driven in a program, the input terminals and their associated functions are switched.

→ For the method to use a software counter as a hardware counter, refer to Subsection 4.7.7.

*4. In a 2-phase 2-count input counter, the edge count is usually 1. But the edge count can be set to 4 by combining a special auxiliary relay.

→ For the method on how to use a 2-phase 2-count input counter with on edge count of 4, refer to Subsection 4.7.8.

Restriction to overlap input numbers


- Inputs X000 to X007 are used for high speed counters, input interrupt, pulse catch, SPD/ZRN/DSZR/DVIT instructions and general-purpose inputs. When assigning functions, there should be no overlap between those input terminals.

For example, when C251 is used, X000 and X001 are occupied. As a result, "C235, C236, C241, C244, C246, C247, C249, C252 and C254", "input interrupt pointers I000 and I101", "pulse catch contacts M8170 and M8171" and "SPD, ZRN, DSZR and DVIT instructions using X000 and/or X001" cannot be used.

- Since the HCA8-4HX-ADP and HCA8CPLC main unit share the same assigned input terminal numbers, only one of them may be used in operation. If both input terminals are used, intended operation is not enabled because the inputs of the HCA8-4HX-ADP and PLC main unit operate in an "OR" relationship.

4.7.3 Handling of high speed counters

1. 1-phase 1-count input




- C235 counts "OFF→ON" of the input X000 while X012 is ON.
 - When X011 turns ON and then RST instruction is executed, C235 is reset.
 - The counting direction of the counters C235 to C245 is switched to down-count or up-count when M8235 to M8245 turns ON or OFF.
 - C244 immediately starts counting when the input X006 turns ON while X012 is ON. The counting input is X000.
- In this example, the set value is indirectly specified by the contents of data registers (D1 and D0).
- A high speed counter can be reset using X011 in a sequence as shown in the figure, but C244 immediately reset without any program when X001 is closed. So a program with X011 is not necessary.

- The counting direction of the counters C235 to C245 is switched to down-count or up-count when M8235 to M8245 turns ON or OFF.

Operation example

The counter C235 shown above operates as follows:




When counting with input X000, C235 executes up-count or down-count as an interrupt.

- When the current value of a counter increases from "-6" to "-5", the output contact is set. When the current value decreases from "-5" to "-6", the output contact is reset.
- The current value increases or decreases without regard to the operation of the output contact. When a counter executes up-count from "+2,147,483,647", the counter value becomes "-2,147,483,648". In the same way, when a counter executes down-count from "-2,147,483,648", the counter value becomes "+2,147,483,647". (This type of counter is called a ring counter.)
- When the reset input X011 turns ON and RST instruction is executed, the current value of the counter is reset to "0" and the output contact is restored.
- In a latch type high speed counter, the current value, output contact operation and reset status of the counter are latched (battery backed) by the backup battery built in the PLC.

2. 1-phase 2-count input

These counters are 32-bit binary bi-directional counters, and the operation of the output contact for the current value is equivalent to that in 1-phase 1-count input type high speed counters described above.


- While X012 is ON, C246 executes up-count when the input



X000 turns from OFF to ON, and executes down-count when the input X001 turns from OFF to ON.

- The up/down-count operation of C246 to C250 can be checked with M8246 to M8250.ON status: Down-counting

OFF status: Up-counting



- While X012 is ON, C249 immediately starts counting when the input X006 turns ON. The up-count input is X000, and the down-count input is X001.

A high speed counter can be reset by X011 in a sequence as shown in the figure, but C249 is immediately reset without any program when X002 is closed. So a program with X011 is not necessary.


- The up/down-count operation of C246 to C250 can be checked with M8246 to M8250.

ON status: Down-counting

OFF status: Up-counting

3. 2-phase 2-count input


These counters are 32-bit binary bi-directional counters, and the operation of the output contact for the current value is equivalent to that in 1-phase high speed counters described above



- While X012 is ON, C251 counts the operation of the inputs X000 (A phase) and X001 (B phase) as interrupt. When X011 turns ON a RST instruction is executed and C251 is reset.

- When the current value becomes equivalent to or larger than the set value, Y002 turns ON. When the current value becomes equivalent to or smaller than the set value, Y002 turns OFF.

- Y003 turns ON (for down-count) or OFF (for up-count) according to the counting direction.



- When X006 turns ON while X012 is ON, C254 immediately starts counting. Its counting inputs are X000 (A phase) and X001 (B phase).


- In addition to reset by X011 in a sequence, C254 is reset immediately when X002 turns ON.

- When the current value becomes equivalent to or larger than the set value (D1, D0), Y004 turns ON. When the current value becomes equivalent to or smaller than the set value, Y004 turns OFF.


- Y005 turns ON (for down-count) or OFF (for up-count) according to the counting direction

- A 2-phase encoder generates outputs for the A phase and B phase by a phase difference of 90°. With these outputs, a high speed counter automatically executes up-count and down-count as shown in the figure below.

- When the counter is operating at the 1 edge count



- When the counter is operating at the 4 edge count



- The down/up-count operation of C251 to C255 can be checked with M8251 to M8255.

ON status: Down-counting

OFF status: Up-counting

4.7.4 Current value update timing and comparison of current value

1. Current value update timing

A high speed counter executes up-count or down-count when a pulse is input to its input terminal, but the current value is updated at the timing shown in the table below. When using the current value of a hardware counter in a MOV, CMP or applied instruction such as the comparison instruction, special care must be taken since the current value update timing is affected by the ladder scans as shown in the table.

	Current value update timing
Hardware counter	When OUT or HCMOV instruction is executed for the counter
Software counter	Every time a pulse is input

2. Comparison of the Current value

The following two methods are available to compare and output the current value of a high speed counter.

1) Using the comparison instruction (CMP), zone comparison instruction (ZCP) or comparison contact instruction

When the comparison result is necessary during counting operation*1

, comparison may be executed in the main program if the HCMOV instruction is used just before the comparison instruction (CMP or ZCP) or comparison contact instruction.

*1. If it is necessary to execute comparison to update an output contact with the high-speed counter's changing value, use comparison instructions for high speed counters (HSCS, HSCR, HSZ or HSCT).

2) Using comparison instructions for high speed counters (HSCS, HSCR, HSZ or HSCT)

The comparison instructions for high speed counters (HSCS, HSCR, HSZ and HSCT) execute a comparison and output the comparison result during high speed counting. The number of times these instructions can be used is limited as shown in the table below.

When an output relay is specified for the comparison result, the comparison result is directly updated at the ON/OFF status of the output regardless of the output refresh by END instruction.

Mechanical operation delay (about 10 ms) cannot be avoided in a relay output type PLC. Use a transistor output type PLC

Instruction	Limitation in number of instruction
HSCS	Can be used up to 32 times including HSCT instruction.
HSCR	
HSZ*1	
HSCT*1	Can be used only once.

*1. When HSZ or HSCT instruction is used, the maximum response frequency and total frequency of all software counters are affected.

→ **For the maximum response frequency and total frequency of software counters, refer to Subsection 4.7.10.**

4.7.5 Related devices

1. Devices used to switch the counting direction of 1-phase 1-count input counters

Type	Counter No.	Specifying device	Up-counting	Down-counting
1-phase 1-counting input	C235	M8235	OFF	ON
	C236	M8236		
	C237	M8237		
	C238	M8238		
	C239	M8239		
	C240	M8240		
	C241	M8241		
	C242	M8242		
	C243	M8243		
	C244	M8244		
C245	M8245			

2. Devices used to check the counting direction of 1-phase 2-count input counters and 2-phase 2-count input counters

Type	Counter No.	Monitoring device	OFF	ON
1-phase 2-counting input	C246	M8246	Up-counting	Down-counting
	C247	M8247		
	C248	M8248		
	C249	M8249		
	C250	M8250		
2-phase 2-counting input	C251	M8251		
	C252	M8252		
	C253	M8253		
	C254	M8254		
	C255	M8255		

3. Devices used to switch the high speed counter function

Device No.	Name	Description
M8388	Contact for changing function of high speed counter	Changes the function of high speed counter.
M8389	Function switching device	Switches the logic of the external reset input. (For details, refer to Subsection 4.7.6.)
M8390		Switches the function of C244. (For details, refer to Subsection 4.7.7.)
M8391		Switches the function of C245. (For details, refer to Subsection 4.7.7.)
M8392		Switches the function of C248 and C253. (For details, refer to Subsection 4.7.7.)
M8198		Switches the edge count (between 1 and 4) of C251, C252 and C254. (For details, refer to Subsection 4.7.8.)
M8199		Switches the edge count (between 1 and 4) of C253, C255 and C253 (OP). (For details, refer to Subsection 4.7.8.)

4. Operation status of hardware counters and software counters

Device No.	Name	Description	ON	OFF
M8380*1	Operation status flag	Operation status of C235, C241, C244, C246, C247, C249, C251, C252 or C254	Software counter	Hardware
M8381*1		Operation status of C236		
M8382*1		Operation status of C237, C242 or C245		
M8383*1		Operation status of C238, C248, C248(OP), C250, C253 or C255		
M8384*1		Operation status of C239 or C243		
M8385*1		Operation status of C240		
M8386*1		Operation status of C244(OP)		
M8387*1	Operation status of C245(OP)			

*1. Cleared when the PLC mode switches from STOP to RUN

4.7.6 Changing the logic of external reset input signal

The counters C241 to C245, C247 to C250 and C252 to C255 are usually reset when the external reset input turns ON.

By using the program shown below, the logic can be inverted so that these counters are reset when the external reset input turns OFF.

Counter No.	When inverting logic of external reset input signal	Description
C241 to C245 C247 to C250 C252 to C255		The logic of the external reset input is inverted so that the counters are reset when the input turns OFF. (The logic is inverted for all target counters.)

Caution

The counter C253 is switched to a software counter when the logic of the external reset input signal is inverted.

4.7.7 Assignment of counter input terminal and switching of function

The assignment of the input terminal and the function of the software counters C244, C245, C248 and C253 are changed as shown below when combined with the following special auxiliary relays.

In a program, put a special auxiliary relay just before a target counter.

Counter No.	When using software counter as hardware counter	Description
C244(OP)		<ul style="list-style-type: none"> The counting input is changed from X000 to X006. Reset input is not provided. Start input is not provided. It operates as a hardware counter.
C245(OP)		<ul style="list-style-type: none"> The counting input is changed from X002 to X007. Reset input is not provided. Start input is not provided. It operates as a hardware counter.
C248(OP)		<ul style="list-style-type: none"> Reset input is not provided. It operates as a hardware counter.
C253(OP)		<ul style="list-style-type: none"> Reset input is not provided. It operates as a software counter.

4.7.8 How to use 2-phase 2-count input counters C251 to C255 with 4 edge counting

For the 2-phase 2-count input counters C251 to C255, the edge count is usually set to 1. By using the programs shown in the table below, the edge count may be set to 4

Counter No.	When using 2-phase 2-count input counters with 4 edge counting	Description
C251		1 edge count (before change)
C252		A phase B phase Up-counting
C253		A phase B phase Down-counting
C253(OP)		4 edge count (after change) A phase B phase Up-counting
C254		A phase B phase Down-counting
C255		




4.7.9 Conditions for hardware counters to be handled as software counters

High speed counters are classified into hardware counters and software counters. In some conditions, however, hardware counters are handled as software counters.

In this case, use hardware counters within the range of maximum response frequency and total frequency as determined for software counters.

Conditions under which counters are handled as software counters

Hardware counter No	Condition in which hardware counters are handled as software counters
C235	Because hardware counters execute counting at the hardware level of the HCA8/HCA8C, they can execute counting regardless of the total frequency. However, when hardware counters are handled as software counters with the following conditions, their maximum response frequency and total frequency are limited in the same way as the software counters.
C236	
C237	
C238	
C239	

<p>C240 C244(OP) C245(OP) C246 C248(OP) C251 C253</p>	<p>Use M8380 to M8387 to check whether high speed counters are handled as hardware counters or software counters.</p> <ul style="list-style-type: none"> When DHSCS (FNC 53), DHSCR (FNC 54), DHSZ (FNC 55) or DHSCT (FNC280) instruction is used for a hardware counter number, the hardware counter is handled as a software counter. <p>Example: C235</p>  <p>In this case, C235 is handled as a software counter.</p> <ul style="list-style-type: none"> When an index register is used for a counter number specified in DHSCS (FNC 53), DHSCR (FNC 54), DHSZ (FNC 55) or DHSCT (FNC280) instruction, all hardware counters are handled as software counters. <p>Example: C235Z0</p>  <ul style="list-style-type: none"> C253 (hardware counter) is handled as a software counter by inverting the logic using the external reset input signal logic changing function. <p>Example: The logic of the C253 external reset input signal is inverted.</p> <p style="text-align: center;">→For logic inversion of the external reset input signal, refer to Subsection 4.7.6</p> 
---	---

4.7.10 Response frequency of high speed counters

1. Response frequency of hardware counters

The table below shows the maximum response frequency of hardware counters.

When hardware counters are handled as software counters in some operating conditions, their maximum response frequency becomes equivalent to that of software counters, and thus hardware counters are some times subject to restrictions in total frequency.

→ For the conditions in which hardware counters are handled as software counters, refer to the previous page.

		Counter No.	Maximum response frequency	
			Main unit	HCA8-4HX-ADP
1-phase 1-counting input		C235, C236, C237, C238, C239, C240	100 kHz	200 kHz
		C244(OP), C245(OP)	10 kHz	
1-phase 2-counting input		C246, C248(OP)	100 kHz	
2-phase	1 edge count	C251, C253	50 kHz	100 kHz

2-counting input	4 edge count		50 kHz	100 kHz
------------------	--------------	--	--------	---------

2. Response frequency and total frequency of software counters

The table below shows the maximum response frequency and total frequency of software counters. When using the HSZ or HSCT instruction in a program, both the maximum response frequency and the total frequency are limited for all software counters without regarding the operands of the instruction. When examining a system or creating a program, consider the limitations, and use software counters within the allowable range of maximum response frequency and total frequency.

→ For the conditions handled as software counters, refer to the previous page

1) When special analog adapters and HCA8/HCA8C Series special function blocks/units are not used

Counter type	Software counter	Following software counter with HSCS, HSCR, HSZ or HSCT instruction*1	Magnification for calculating total frequency	Response frequency and total frequency according to instructions used							
				When HSZ and HSCT instructions are not used		When only HSCT instruction is used		When only HSZ instruction is used		When both HSZ and HSCT instructions are used	
				Maximum response frequency (kHz)	Total frequency (kHz)	Maximum response frequency (kHz)	Total frequency (kHz)	Maximum response frequency (kHz)	Total frequency (kHz)	Maximum response frequency (kHz)	Total frequency (kHz)
1-phase 1-counting input	C241, C242, C243, C244, C245	C235, C236, C237, C238, C239, C240	×1	40	80	30	60	40 - (Number of instruction)*2	80 - 1.5×(Number of instruction)	30 - (Number of instruction)*2	60 - 1.5×(Number of instruction)
	-	C244(OP), C245(OP)	×1	10		10					
1-phase 2-counting input	C247, C248, C249, C250	C246, C248(OP)	×1	40		30					
2-phase 2-counting input	1 edge count	C252, C253(OP)	×1	40	7.5	30	(40 - Number of instruction) ÷ 4			(30 - Number of instruction) ÷ 4	
	4 edge count	C254, C255		×4		10					

*1. When an index register is added to a counter number specified by a HSCS, HSCR, HSZ or HSCT instruction, all hardware counters are switched to software counters.

*2. The high speed counters C244 (OP) and C245 (OP) can count up to 10 kHz

2) When special analog adapters and HCA8/HCA8C Series special function blocks/units are used

Counter type		Software counter	Following software counter with HSCS, HSCR, HSZ or HSCT instruction*1	Magnification for calculating total frequency	Response frequency and total frequency according to instruction use condition							
					When HSZ and HSCT instructions are not used		When only HSCT instruction is used		When only HSZ instruction is used		When both HSZ and HSCT instructions are used	
					Maximum response frequency (kHz)	Total frequency (kHz)	Maximum response frequency (kHz)	Total frequency (kHz)	Maximum response frequency (kHz)	Total frequency (kHz)	Maximum response frequency (kHz)	Total frequency (kHz)
1-phase 1-counting input	C241, C242, C243, C244, C245	C235, C236, C237, C238, C239, C240	×1	30	60	25	50	30 - (Number of instruction) ²	50 - 1.5 × (Number of instruction)	25 - (Number of instruction) ²	50 - 1.5 × (Number of instruction)	
	-	C244(OP), C245(OP)	×1	10		10						
1-phase 2-counting input	C247, C248, C249, C250	C246, C248(OP)	×1	30		25						
2-phase 2-counting input	1 edge count	C252, C253(OP)	C251, C253	×1	30	25	(30 - Number of instruction) ÷ 4	(25 - Number of instruction) ÷ 4				
	4 edge count	C254, C255		×4	7.5	6.2						

*1. When an index register is added to a counter number specified by a HSCS, HSCR, HSZ or HSCT instruction, all hardware counters are switched to software counters.

*2. The high speed counters C244 (OP) and C245 (OP) can count up to 10 kHz.

3. Calculation of the total frequency

Total frequency ≥ Sum of "Response frequency of high speed counter × Magnification for calculating total frequency"

4. Calculation example

When only HSZ instruction is used 6 times in a program, the total frequency and response frequency are calculated as follows in accordance with the columns for "When only HSZ instruction is used" shown above.

This calculation example is provided for a system configuration not including special analog adapters and HCA8/HCA8C Series special function blocks/units.

Used high speed counter No.		Input frequency	Maximum response frequency calculation	Magnification for calculating total frequency	Used instruction
C237	Operates as software counter	30 kHz	40 - 6 (times) = 34 kHz	× 1	HSZ instruction × 6 times
C241	Software counter	20 kHz	40 - 6(times) = 34 kHz	× 1	
C253(OP) [4 edge count]		4 kHz	{40 - 6(times)} ÷ 4 = 8.5 kHz	× 4	

1) The total frequency is calculated as follows because HSZ instruction is used 6 times:

$$\text{Total frequency} = 80 - 1.5 \times 6 = 71 \text{ kHz}$$


2) The sum of the response frequencies of the high speed counters being used is calculated as follows:

$$"30 \text{ kHz} \times 1[\text{C237}] + "20 \text{ kHz} \times 1[\text{C241}] + "4 \text{ kHz} \times 4[\text{C253(OP)}] = 66 \text{ kHz} \leq 71 \text{ kHz}$$

4.7.11 Cautions on use

- For a contact to drive the coil of a high speed counter, use a contact which is normally ON during high speed counting.

Example: M8000 (RUN monitor NO contact)



- If the operation of a high speed counter is triggered by a device such as a switch, the counter may malfunction due to extra noise from switch chattering or contact bounce.
- The input filter of an input terminal for a high speed counter in the main unit is automatically set to 5 μ s (X000 to X005) or 50 μ s (X006 and X007).

Accordingly, it is not necessary to use the REFF instruction or special data register D8020 (input filter adjustment).

The input filter for input relays not being used for high speed counters remains at 10 ms (initial value).

- The inputs X000 to X007 are used for high speed counters, input interrupt, pulse catch, SPD/DSZR/DVIT/ZRN instructions and general-purpose inputs. There should be no overlap between each input number.


For example, when C251 is used, X000 and X001 are occupied. As a result, "C235, C236, C241, C244, C246, C247, C249, C252 and C254", "input interrupt pointers I00* and I10*", "pulse catch contacts M8170 and M8171" and "SPD instruction using X000 and/or X001" cannot be used.

- When a counting pulse is not provided, none of the high speed counter output contacts will turn ON, even if the PLC executes an instruction where "present value = set value."
- Counting may be started or stopped for a high speed counter when the output coil (OUT C^{***}) is set to ON or OFF. Program this output coil in the main routine. If the output coil is programmed in a step ladder (SFC) circuit, subroutine or interrupt routine, counting cannot be started or stopped until the step ladder or routine is executed.
- Make sure that the signal speed for high speed counters does not exceed the response frequency described above. If an input signal exceeds the response frequency, a WDT error may occur, or communication functions such as a parallel link may malfunction.
- When a high speed counter is reset by the RST instruction, it cannot count until the RST instruction is set to OFF.

1) Program example




2) Timing chart




- Write the following program to "reset only the current value of a high speed counter (and does not turn OFF the contact)".

1) Program example




- * When the driving contact is the continuous execution type, the current value of the counter is reset to "0" at each scan while X010 remains ON.

2) Timing chart




- Write the following program to "turn OFF the contact and reset the current value of a high speed counter".

1) Program example



- * When the driving contact is the continuous execution type, the current value of the counter is reset to "0" and the counter reset status is cleared at each scan while X010 remains ON.

2) Timing chart



4.8 Data Register and File Register [D]

Data registers are devices for storing numeric data. File registers are handled as the initial values of data registers.

Each data register or file register stores 16-bit data (whose most significant bit specifies the positive or negative sign). Combined two data registers or file registers can store 32-bit numeric data (whose most significant bit specifies the positive or negative sign).

→ For the functions and operations of file registers, refer to Subsection 4.8.4.

4.8.1 Numbers of data registers and file registers

The table below shows numbers of data registers and file registers. (Numbers are assigned in decimal.)

1. HCA8/HCA8CPLC

Data registers				File registers (latched (battery backed) type)
General type	Latched (battery backed) type (backed up by battery against power failure)	Fixed latched (battery backed) type (backed up by battery against power failure)	Special type	
D0 to D199 200 points*1	D200 to D511 312 points*2	D512 to D7999 7488 points*3*4	D8000 to D8511 512 points	D1000*4 and later 7000 points maximum

*1. This area is not latched (battery backed). It can be changed to the latched (battery backed) area by setting parameters.

*2. This area is latched (battery backed). It can be changed to the non-latched (non-battery-backed) area by setting parameters.

*3. The latch (battery backup) characteristics cannot be changed using parameters.

*4. Data registers D1000 and later can be used as file registers in units of 500 points by setting parameters


When computer link PCs or parallel link is used, some data registers are occupied for the link.

→ Refer to the Data Communication Edition.

4.8.2 Structures of data registers and file registers

1) 16-bit type

One (16-bit) data register or file register can store a numeric value within the range from -32768 to +32767.




A numeric value can be read from or written to a data register by an applied instruction usually. Or a numeric value can be directly read from or written to a data register from a display unit, display module, or programming tool.

2) 32-bit type

Two serial data registers or file registers can express 32-bit data.

- A data register with a larger device number handles high-order bits, and a data register with a smaller device number handles low-order bits.
- In the index type, V handles high-order bits, and Z handles low-order bits.

Two data registers or file registers can store a numeric value within the range from -2,147,483,648 to +2,147,483,647.



In the case of 32-bit type, when a data register or file register on the low-order side (example: D0) is specified, the subsequent number on the high-order side (example: D1) is automatically occupied. Either an odd or even device number can be specified for the low-order side, but it is recommended to specify an even device number for the low-order side under consideration of the monitoring function of display units, display modules, and programming tools.

4.8.3 Functions and operation examples of data registers

Data registers are devices for storing numeric data.

Each data register stores 16-bit data (whose most significant bit specifies the positive or negative sign). Two data registers combined can store 32-bit numeric data (whose most significant bit specifies the positive or negative sign).

1. General type and latched (battery backed) type data registers

- Once data is written to a data register it does not change unless other data overwrite it.

When the PLC mode switches from "RUN" to "STOP" or when the power is interrupted, however, all data stored in general type data registers is cleared to "0".

If the special auxiliary relay M8033 has been driven in advance, data is held even when the PLC

mode switches from "RUN" to "STOP".

- Latched (battery backed) type data registers hold their contents even when the PLC mode switches from "RUN" to "STOP" or when the power is interrupted.


In HCA8/HCA8CPLCs, the contents of data registers are backed up by the battery built into the PLC.

The contents of data registers are backed up by the battery built in the PLC.

→ For details on each backup method, refer to Section 2.6.

- When using fixed latched (battery backed) type data registers as general type data registers, provide the following reset circuit by RST or ZRST instruction at the head step in a program.

Ex. HCA8/HCA8CPLC




2. Special type data registers

- Special type data registers contain informative, special purpose data and are sometimes written to during program operation.

The contents of special type data registers are cleared to their initial values when restoring the power.

(Generally, these data registers are cleared to "0" at first, and then the initial values (if there are any) are written by the system ROM.)

- For example, the watchdog timer time is set initially to D8000 by the system ROM. When changing the contents, write a desired time to D8000 by transfer instruction MOV (FNC 12)



→ For the data backup characteristics of special data registers, refer to Section 2.6 and Chapter 36.

→ For the types and functions of special data registers, refer to Chapter 36.

3. Operation examples


Data registers can be used in various control with numeric data.

This section explains the operations of representative basic instructions and applied instructions among various applications.

For the full use of data registers, refer to the explanation of applied instructions later.

1) Data registers in basic instructions


Specifying the set value of a timer or counter



2) Data registers using applied instructions


Operation examples using MOV (FNC 12) instruction

a) Changing the current value of a counter



The current value of the counter C2 is changed to the contents stored in D5.


b) Reading the current value of a timer or counter to a data register



The current value of the counter C10 is transferred to D4.


c) Storing a numeric value to data registers

16-bit



"200 (decimal value)" is transferred to D10.


32-bit



"80000 (decimal value)" is transferred to D10 and D11. Because a numeric value larger than 32767 is 32-bit data, a 32-bit operation is required. When a data register on the low-order side (D10) is

specified, a data register on the high-order side (D11) is automatically occupied.

d) Transferring the contents of a data register to another data register




The contents of D10 are transferred to D20.

3) Using unoccupied timers and counters as data registers

Operation examples using MOV (FNC 12) instruction

Timers and counters not in a program can be used as devices for storing 16-bit or 32-bit numeric values (data registers)



"300 (decimal value)" is transferred to T10.

The contents of T10 are transferred to the current value register of C20.

In this case, T10 is not working as a timer, but is working as a data register.

As in the case of data registers, when 16-bit timers or counters are used as 32-bit devices, two timers or two counters (example: C1 and C0) store 32-bit numeric data.
One 32-bit counter (example: C200) can store 32-bit numeric data.

4.8.4 Functions and operation examples of file registers

A file register is a device for setting the initial value of a data register with the same number. Each file register stores 16-bit data (whose most significant bit specifies the positive or negative sign). Two file registers combined can store 32-bit numeric data (whose most significant bit specifies the positive or negative sign).

Up to 7000 data registers starting from D1000 can be specified as file registers by the parameter setting.

- In parameter settings, 1 to 14 blocks can be specified. One block secures 500 file registers, but uses the program memory area by 500 steps.
- When some of data registers starting from D1000 are specified as file registers, the remaining data registers not specified as file registers can be used as data registers.


This section explains how to handle file registers.

1. Operation of file registers

- The contents of the file register area [A] set inside the built-in memory or memory cassette are batch transferred to the data memory area [B] inside the system RAM when the power of the PLC is turned ON or when the PLC mode switches from STOP to RUN.

When data registers are specified as file registers by the parameter setting, the contents of the file register area [A] inside the program memory are transferred when the power of the PLC is turned ON or when the PLC mode switches from STOP to RUN. This means that the contents changed in the data memory are initialized every time when the PLC turns ON or when the PLC mode switches from STOP to RUN.

When it is necessary to save data changed in the data memory using a sequence program, update the file register area [A] to the changed values by the same-number register update mode in BMOV (FNC 15) instruction described later.



- Difference between BMOV (FNC 15) instruction and other instructions

The table below shows the differences between the BMOV (FNC 15) instruction and other applied instructions

Instruction	Transferred contents	Remarks
BMOV instruction	Data can be read from and written to the file register area [A] inside the program memory.	-
Applied instructions other than BMOV instruction	Data can be read from and written to the data register area [B] inside the image memory in the same way as general data registers.	Because the data register area [B] is provided inside the system RAM in the PLC, its contents can be arbitrarily changed without being limited by the optional memory format.

The data stored in data registers set as file registers are automatically copied from the file register area [A] to the data register area [B] when restoring the power.


- When a file register is monitored from peripheral equipment, the data register area [B] inside the data memory is read.


When "file register device current value change", "file register device forced reset" or "PLC memory all clear" is executed from peripheral equipment, the file register area [A] inside the program memory is changed, and then the data is automatically transferred to the data register area [B]. Accordingly, when file registers are to be overwritten, the program memory should be "built-in memory" or "memory cassette whose protect switch is set to OFF". (The memory cassette cannot be overwritten from peripheral equipment if its protect switch is set to ON.)

2. File register ↔ Data register <updating the same number registers by BMOV (FNC 15) instruction>

When the same file register is specified for both **(S•)** and **(D•)** in BMOV (FNC 15)

instruction, this instruction specifies the same-number register update mode and executes the following operation:






• When X003 is set to ON while BMOV instruction direction reverse flag M8024 is ON, the contents of a data register inside the data memory are written to the file register area inside the program memory as shown in the figure on the left.

• When updating the contents of a file register in the same-number update mode, make sure that the file register numbers at (S) and (D) are equal to each other. Also make sure that the number of transfer points specified by "n" does not exceed the file register area. If the number of transfer points exceeds the file register area, an operation error occurs and the instruction is not executed.

• When (S) and (D) are indexed, the instruction is executed if the actual device number is within the file register area and if the number of transfer points is within the file register area also.

3. Data register → File register <writing by BMOV (FNC 15) instruction>

When a file register (D1000 or later) is specified for the destination of BMOV (FNC 15) instruction, it is possible to directly write data to the file register area [A] inside the program memory.



• When X001 is set to ON, data is

transferred to the data register area [B] and file register area [A] as shown in the figure on the left. If data cannot be


written to the file register area [A] because the protect switch of the memory cassette is ON, data is written to only the data register area [B].

When a file register device is specified for (D) in a general applied instruction, data is transferred to only the data register area [B].

• A file register can be specified for (S). If (D) is the same as (S), the same-number register update mode is selected.

→ For the same-number register update mode, refer to the previous page.


- By controlling BMOV instruction direction reverse flag M8024 for BMOV (FNC 15) instruction, data can be transferred in both directions in one program (as shown in the figure below).



Cautions on reading

When a file register (D1000 or later) is specified for the source of BMOV (FNC 15) instruction and the same number file register is not specified for the destination, the contents of the file register area [A] inside the program memory are not read.


- When a file register is specified for the source and a data register is specified for the destination



- When X000 is set to ON, the data register area [B] is read as shown in the figure on the left.
- A file register can be specified for (D•). If (S•) is the same as (D•), the same-number register update mode is selected.

→ **For the same-number register update mode, refer to the previous page.**

- When file registers of different device numbers are specified for the source and destination



- When X001 is set to ON, the contents of the data register area [B] are transferred to the data register area [B] and file register area [A] as shown in the figure on the left. If data cannot be written to the file register area [A] because the protect switch of the memory cassette is ON, data is written to only the data register area [B].

4.9.5 Cautions on using file registers

1. Cautions on using a memory cassette

When changing the contents of file registers stored in the memory cassette, confirm the following conditions:

- Set to OFF the protect switch in the memory cassette.
- It takes 66 to 132 ms to write data to one serial block (500 points) in the memory cassette (flash memory).

It takes 80 ms to write data to one serial block (500 points) in the memory cassette (EEPROM). Execution of the program is paused during this period.

Because the watchdog timer is not refreshed at this time, it is necessary to take proper countermeasures such as insertion of WDT instruction in a user program.*1

*1. Only HCA8/HCA8CPLC

2. Allowable number of writes to the memory

When a continuous operation type instruction is used for data writing in a program, data is written to the memory in every operation cycle of the PLC. To prevent this, make sure to use a pulse operation type instruction (BMOV).

3. Cautions on handling file registers in the same-number register update mode in BMOV (FNC 15) instruction

- When updating the contents of the same number file register, make sure that the file register number at (S) and (D) are equal to each other.
- Make sure that the number of transfer points specified by "n" does not exceed the file register area.
- If the number of transfer points specified by "n" exceeds the file register area, an operation error (M8067) occurs and the instruction is not executed.
- In the case of indexing

When (S) and (D) are indexed, the instruction is executed if the actual device number is within the

file register area and the number of transfer points is within the file register area also.

4.10 Extension Register [R] and Extension File Register [ER]

Extension registers (R) are the extended form of data registers (D).

The contents of extension registers (R) can be stored in extension file registers (ER). In HCA8/HCA8CPLCs, extension file registers (ER) are available only while the memory cassette is attached.

4.10.1 Numbers of extension registers and extension file registers

The table below shows numbers of extension registers (R) and extension file registers (ER). (Numbers are assigned in decimal.)

1. HCA8/HCA8CPLC

Extension register (R) (latched [battery backed] type)	Extension file register (ER) (file type)
R0 to R32767 32768 points	ER0 to ER32767 32768 points*1

*1. Available only while a memory cassette is mounted (because they are stored in the flash memory inside a memory cassette.)

4.10.2 Data storage destination and access method

Because the memory for storing data is different between extension registers and extension file registers, the access method is different as shown in the table below:

Data storage destination

Device	PLC	Data storage destination
Extension register	HCA8/HCA8C	Built-in RAM (latched [battery backed] area)
Extension file register	HCA8/HCA8C	Memory cassette (flash memory)

Difference in the access method


Access method	Extension register	Extension file register
Reading in program	✓	△Only dedicated instructions are enabled
Writing in program	✓	△Only dedicated instructions are enabled
Display module	✓	✓
Data change method	Test operation in online mode of GX Developer	×
	Batch writing by GX Developer	✓
	Computer link function	×

4.10.3 Structures of extension registers and extension file registers

One extension register consists of 16 bits. Extension registers can be used in 16-bit and 32-bit applied instructions in the same way as data registers.

1) 16-bit type


One extension register (consisting of 16 bits) can handle a numeric ranging from -32768 to +32767.



A numeric value is usually read from and written to an extension register by applied instructions. However, a numeric value can also be directly read from and written to an extension register from a display unit, display module, or programming tool.

2) 32-bit type

Two serial extension registers (consisting of 32 bits) can express a 32-bit numeric value ranging from -2,147,483,648 to +2,147,483,647. (A larger number register handles high-order 16 bits, and a smaller number register handles low-order 16 bits.)



- In the case of 32 bit type, when an extension register on the low-order side (example: R0) is specified, the subsequent serial number on the high-order side (example: R1) is automatically occupied.


Either an odd or even device number can be specified for the low-order side, but it is recommended to specify an even device number for the convenience of the monitoring function for display units, display modules, and programming tools.

4.10.4 Initialization of extension registers and extension file registers


The contents of extension registers are backed up by the battery even when the power is turned OFF or when the PLC mode switches from STOP to RUN in HCA8/HCA8CPLCs if extension registers are changed to the latched (battery backed) type and the optional battery is installed. When initializing the contents of extension registers, clear them using a sequence program or GX Developer.

1. When clearing the data using a program

- When initializing some extension registers (R)
- Example: When initializing (clearing) R0 to R199



- When initializing extension registers and extension file registers in sector units
- Example: When initializing R0 to R4095 and ER0 to ER4095 (initializing two sectors starting from R0 and ER0)
- Ex. HCA8/HCA8CPLCs



2. When clearing the data using GX Developer

Select [Online] → [Clear PLC memory...] in GX Developer, and clear [Data device].

This operation initializes the contents of timers, counters, data registers, file registers and extension registers.


4.10.5 Functions and operation examples of extension registers

Extension registers can be used in various controls with numeric data the same as data registers. This subsection explains operations in representative basic instructions and applied instructions among various applications.

For the full use of extension registers, refer to the explanation of applied instructions described later.

1. Extension registers in basic instructions


- Specifying an extension register as the set value of a timer or counter




2. Extension registers in applied instructions

Operation examples using MOV (FNC 12) instruction

- Changing the current value of a counter




- Reading the current value of a counter to an extension register




- Storing a numeric value to extension registers

"200 (decimal value)" is transferred to R10.

"80000 (decimal value)" is transferred to R10 and R11.




118



Because a numeric value larger than 32767, the 32-bit operation (double D instruction) is required. When an extension register on the low-order side (R10) is specified, an extension register on the high-order side (R11) is automatically occupied.

- Transferring the contents of a data register to extension register



The contents of D10 are transferred to R20.

4.10.6 Functions and operation examples of extension file registers

Extension file registers (ER) are usually used as log data storage destinations and set data storage destinations.

Extension file registers can be handled only with dedicated instructions shown in the table below. When using data contents with other instructions, transfer them to an extension register of the same device number, and then use the extension register.

However, extension file registers (ER) are available in HCA8/HCA8CPLCs only when the memory cassette is attached.

•HCA8/HCA8CPLC


Instruction	Description
LOADR(FNC290)	This (transfer) instruction reads data of extension file registers (ER)*1 to extension registers (R)
SAVER(FNC291)	This (transfer) instruction writes data of extension registers (R) to extension file registers (ER)*1 in 2048 point (1 sector) units. Use this instruction to store newly created sectors (2048 points) of data to extension file registers (ER) *1
INTR(FNC292)	This instruction initializes extension registers (R) and extension file registers (ER)*1 in 2048 point (1 sector) units. Use this instruction to initialize extension registers (R) and extension file registers (ER) *1 before starting to log data by the LOGR instruction
LOGR(FNC293)	This instruction logs specified data, and writes it to extension registers (R) and extension file registers(ER)*1
RWER(FNC294)	This (transfer) instruction writes specified extension registers (R) to extension file registers (ER)*1. This instruction is supported in HCA8CPLCs Ver.1.30 or later. Use this instruction to store the contents of any extension register (R) to extension file register (ER)*1
INITER(FNC295)	This instruction initializes extension file registers (ER) *1 in 2048 point (1 sector) units. This instruction is supported in HCA8CPLCs Ver.1.30 or later. Use this instruction to initialize extension file registers (ER)*1 before executing SAVER instruction.

*1. Extension file registers are only accessible when a memory cassette is mounted

1. Relationship between extension file registers and extension registers Extension file registers and

extension registers have the following positional relationship inside the PLC.

a) HCA8/HCA8CPLCs



2. Sectors of extension registers and extension file registers

In HCA8/HCA8CPLCs, extension registers and extension file registers are divided into sectors in the data configuration. One sector consists of 2,048 devices. The table below shows the head device number in each sector.

Sector No.	Head device No.	Device range	Sector No.	Head device No.	Device range
Sector 0	R0	ER0 to ER2047, R0 to R2047	Sector 8	R16384	ER16384 to ER18431, R16384 to R18431
Sector 1	R2048	ER2048 to ER4095, R2048 to R4095	Sector 9	R18432	ER18432 to ER20479, R18432 to R20479
Sector 2	R4096	ER4096 to ER6143, R4096 to R6143	Sector 10	R20480	ER20480 to ER22527, R20480 to R22527
Sector 3	R6144	ER6144 to ER8191, R6144 to R8191	Sector 11	R22528	ER22528 to ER24575, R22528 to R24575
Sector 4	R8192	ER8192 to ER10239, R8192 to R10239	Sector 12	R24576	ER24576 to ER26623, R24576 to R26623
Sector 5	R10240	ER10240 to ER12287, R10240 to R12287	Sector 13	R26624	ER26624 to ER28671, R26624 to R28671
Sector 6	R12288	ER12288 to ER14335, R12288 to R14335	Sector 14	R28672	ER28672 to ER30719, R28672 to R30719
Sector 7	R14336	ER14336 to ER16383, R14336 to R16383	Sector 15	R30720	ER30720 to ER32767, R30720 to R32767

4.10.7 Cautions on using extension file registers

1. Cautions on writing data to extension file registers (HCA8/HCA8CPLC)

Because extension file registers are stored in the flash memory inside a memory cassette, pay attention to the following points:

- When writing data to extension file registers by SAVER instruction Initialize sectors to be written before executing this instruction. After initialization, store data to be written to extension registers. In HCA8CPLCs Ver.1.30 or later, it is not necessary to initialize sectors to be written when using

RWER instruction.

- When writing data to extension file registers by LOGR instruction Initialize sectors to be written before starting to log data.
- When using INTR instruction

This instruction initializes the contents of specified extension registers and extension file registers. When initializing only extension file registers by this instruction, make sure to temporarily move the contents of extension registers to unused extension registers or unused data registers before executing this instruction.

When initializing only extension file registers in HCA8CPLCs Ver.1.30 or later, use INITER instruction.


2. Initialization of extension file registers

Because the contents of extension file registers are stored in the memory cassette or built-in EEPROM, use the data clear operation in a sequence program or GX Developer to initialize them. For writing data to extension file registers in HCA8/HCA8CPLCs, it is necessary to initialize the target area to be written in advance.

1) When initializing extension file registers in a program (required only in HCA8/HCA8CPLCs)


a) Initializing only extension file registers in sector units [Ver.1.30 or later]

Example: When initializing ER0 to ER4095 (initializing two sectors starting from ER0)



b) Initializing extension registers and extension file registers in sector units

Example: When initializing R0 to R4095 and ER0 to ER4095 (initializing two sectors starting from R0 and ER0)



) When initializing extension file registers using GX Developer

Select [Online] → [Clear PLC memory...] in GX Developer, and clear [Data device].

This operation initializes the contents of timers, counters, data registers, file registers and extension registers.

3. Allowable number of writes to the memory

Note the following cautions on access to extension file registers.

- In HCA8/HCA8CPLCs

Data can be written to the memory cassette (flash memory) up to 10,000 times.

Every time the INTR (FNC292), RWER (FNC294) or INITER (FNC295) instruction is executed, it is counted as a write to the memory. Make sure not to exceed the allowable number of writes.

When a continuous operation type instruction is used, data is written to the memory in every operation cycle of the PLC. For preventing this, make sure to use a pulse operation type instruction.

Execution of the LOADR (FNC290), SAVER (FNC291) or LOGR (FNC293) instruction is not counted as a write to the memory. However, it is necessary to initialize the writing target sector

before executing the SAVER (FNC291) or LOGR (FNC293) instruction.

Every time the INTR (FNC292) or ITER (FNC295) instruction is executed, it is counted as a write to the memory. Make sure not to exceed the allowable number of writes

4.10.8 Registration of data in extension registers and extension file registers

This subsection explains the operating procedures of GX Developer (Ver.8.72A or later).

→ For details on GX Developer operating procedures, refer to the GX Developer manual.


1 Starting up GX Developer (GPPW)

Click [Start]-[All Programs]-[MELSOFT Application]-[GX Developer] in Microsoft Windows.

2 Setting the PLC model

Set the PLC Series and PLC type as shown below


Essential set item	Contents of setting
PLC series	HCCPU
PLC Type	HCA8(C)*1



*1. For Ver. 8.13P to 8.24A of GX Developer, the PLC type is HCA8C

3 Setting the data

1. Right-click [Device memory] in the project data list to open the submenu.
2. Click [New] on the submenu to display "New" dialog box.
3. Click the [OK] button to display the dialog box for confirmation.
4. Click the [Yes] button.




*1. For Ver. 8.13P to 8.24A of GX Developer, the PLC type is HCA8C.

5. Input a device number to be set to "Device Label", and click the [Display] button.
6. Select the data type to be set in the two selection boxes to the right of the [Display] button.
7. Input data or character string to each device accordingly.


Device name	0	1	2	3	4	5	6	7	Character string
ER0	2	1	4	1000	6000	15000	1	45e.p."":...-
ER8	3000	3	1	5	5	1	12	1
ER16	1	600	85	700	95	9000	1		1...X.U.W...(#....
ER24	0	0	0	0	0	0	0	0
ER32	0	0	0	0	0	0	0	0
ER40	0	0	0	0	0	0	0	0
ER48	0	0	0	0	0	0	0	0
ER56	0	0	0	0	0	0	0	0
ER64	0	0	0	0	0	0	0	0
ER72	0	0	0	0	0	0	0	0
ER80	0	0	0	0	0	0	0	0
ER88	0	0	0	0	0	0	0	0
ER96	0	0	0	0	0	0	0	0
ER104	0	0	0	0	0	0	0	0
ER112	0	0	0	0	0	0	0	0
ER120	0	0	0	0	0	0	0	0
ER128	0	0	0	0	0	0	0	0
ER136	0	0	0	0	0	0	0	0
ER144	0	0	0	0	0	0	0	0
ER152	0	0	0	0	0	0	0	0
ER160	0	0	0	0	0	0	0	0
ER168	0	0	0	0	0	0	0	0
ER176	0	0	0	0	0	0	0	0

4 Writing (transferring) data to the PLC

1. Select [Online] → [Write to PLC...] to open the [Write to PLC] dialog box



- *1. For Ver. 8.13P to 8.24A of GX Developer, the PLC type is HCA8C.
 2. Put a check mark next to "MAIN (prepared device memory name)" under "Device memory."
 3. Click the "Device data" tab, and add "Ext. file register" to target devices.
- By default, "Ext. file register" is not included for reading/writing.
- To add it, click the blank space on the left side of "Ext. file register" to change it to "x".
- In GX Developer Ver.8.18U or later, the range of extension file registers to be written can be specified.



This example shows a window in an HCA8PLC.

*1. For Ver. 8.13P or 8.24A of GX Developer, the PLC type is HCA8C.

4. Click the [Execute] button to write (transfer) to the PLC.

4.11 Index Register [V and Z]

Index registers can be used in the same way as of data registers. But they are special registers since they can change the contents of device numbers and numeric values by program when combined with another device number or numeric value in operands of applied instructions.

4.11.1 Numbers of index registers

The table below shows numbers of index registers (V and Z). (Numbers are assigned in decimal.) When only "V" or "Z" is specified, it is handled as "V0" or "Z0" respectively.


Index type
V0 (V) to V7, Z0 (Z) to Z7
16 points*1

*1. The characteristics related to protection against power failure cannot be changed by parameters.

4.11.2 Functions and structures


1. 16-bit type

Index registers have the same structures as data registers



2. 32-bit type

Make sure to use Z0 to Z7 when indexing a device in a 32-bit applied instruction or handling a



numeric value outside the 16-bit range.


This is because HC PLCs handle Z as the low-order side of a 32-bit register as shown in combinations of V and Z in the figure on the left.

Even if V0 to V7 on the high-order side is specified, indexing is not executed.

When index registers are specified as a 32-bit device, both V (high-order side) and Z (low-order side) are referred to at the same time.

If a numeric value for another purpose remains in V (high-order side), consequently the numeric value here becomes extremely large, thus an operation error occurs.

Example of writing to 32-bit index registers



Even if an index value in a 32-bit applied instruction does not exceed the 16-bit numeric range, use a 32-bit operation instruction such as DMOV for writing a numeric value to Z as shown in the above figure so that both V (high-order side) and Z (low-order side) are overwritten at the same time.

4.11.3 Indexing of devices

Available devices and the contents of indexing are as described below:

→ **For indexing method and cautions, refer to Section 5.7.**

Decimal devices/numeric values: M, S, T, C, D, R, KnM, KnS, P and K

For example, when "V0 = K5" is specified and "D20V0" is executed, an instruction is executed for the device number D25 (D20 + 5).

Constants can be indexed also. When "K30V0" is specified, an instruction is executed for decimal value K35 (30 + 5).

Octal devices: X, Y, KnX and KnY

For example, when "Z1 = K8" is specified and "X0Z1" is executed, an instruction is executed for the device number X10 (X0 + 8: addition of octal value). When indexing for a device whose device number is handled in octal, a numeric value converted into octal is added for the contents of V and Z.

Accordingly, note that when "Z1 = K10" is specified "X0Z1" indicates that X12 is specified, and X10 is not specified.

Hexadecimal numeric values: H

For example, when "V5 = K30" is specified and a constant "H30V5" is specified, it is handled as H4E (30H + K30). When "V5 = H30" is specified and a constant "H30V5" is specified, it is handled as H60 (30H + 30H)

4.12 Pointer [P and I]

4.12.1 Numbers of pointers

The table below shows numbers of pointers (Pand I). (Numbers are assigned in decimal.)
 When using a pointer for input interrupt, an input number assigned to it cannot be used together with a "high speed counter" or "speed detection (FNC 56)" which uses the same input range.

1. HCA8/HCA8CPLC

For branch	For jump to END step	For input interrupt/input delay interrupt	For timer interrupt	For counter interrupt
P0 to P62 P64 to P4095 4095 points	P63 1 point	I00□(X000) I30□(X003) I10□(X001) I40□(X004) I20□(X002) I50□(X005) 6 points	I6□□ I7□□ I8□□ 3 points	I010 I040 I020 I050 I030 I060 6 points


4.12.2 Functions and operation examples of pointers for branch

The roles and operations of pointers for branch are as described below.
 Because all of these pointers are combined with applied instructions, refer to the explanation of each instruction for the detailed method.

→ For details on interrupt function, refer to Chapter 35.


1. Applied instructions using pointers for branch (P)

- CJ (FNC 00) (conditional jump)




When X001 turns ON, the PLC jumps to a label position specified by CJ (FNC 00) instruction, and executes the subsequent program.

- CALL (FNC 01) call subroutine



When X001 turns ON, the PLC executes a subroutine in the label position specified by CALL (FNC 01) instruction, and then returns to the original position by

SRET (FNC 02) instruction.



- Role of pointer P63 for jump to the END step
- P63 is a special pointer for jumping to the END step when the CJ (FNC 00) instruction is executed.
- Note that a program error will occur when P63 is programmed as a label.
- Refer to "5. Label unnecessary for the pointer P63" in Section 8.1.

4.12.3 Functions and operation examples of pointers for interrupt

→ For details on interrupt function, refer to Chapter 35.

There are three types of pointers for interrupt. When in use, they are combined with IRET(FNC03), EI(FNC04) and DI(FNC05) for interrupt return, enabling interrupt and disabling interrupt

1. Pointers for input interrupt (delay interrupt): 6 points

→ For details on input interrupt function, refer to Section 35.3 and Section 35.4.

The PLC can receive input signals from specific input numbers without influence of the operation cycle of the PLC. By using these input signals as triggers, the PLC executes interrupt routine programs.

Because pointers for input interrupt can handle signals shorter than the operation cycle, use them for high priority processing during sequence control and for control handling short pulses

Input	Pointer for input interrupt		Interrupt disabling flag	ON duration or OFF duration of input signal
	Interrupt at rising edge	Interrupt at falling edge		HCA8/HCA8C
X000	I001	I000	M8050*1	5 μs or more
X001	I101	I100	M8051*1	
X002	I201	I200	M8052*1	
X003	I301	I300	M8053*1	
X004	I401	I400	M8054*1	
X005	I501	I500	M8055*1	

*1. Cleared when the PLC mode switches from RUN to STOP.

Non-overlap of input numbers

Inputs X000 to X007 are used for high speed counters, input interrupt, pulse catch, SPD/ZRN/DSZR/DVIT instructions and general-purpose inputs. When assigning functions, there should be no overlap between those input terminals.

For example, when the input interrupt pointer I001 is used, X000 is occupied. As a result, "C235, C241, C244, C246, C247, C249, C251, C252 and C254", "input interrupt pointer I000", "pulse catch


contact M8170" and "SPD instruction using X000" cannot be used.

Delay function of input interrupt

This input interrupt has a function to delay the execution of interrupt routine in units of 1ms.

The delay time is specified by the following pattern program.


This delay function can electrically adjust the mounting position of sensors for input interrupts without shifting the actual position.



Delay time specifying program Make sure to describe the delay time specifying program shown on the left at the head of an interrupt routine program. Because this is a pattern program, change only the delay time [1]. Only a constant (K) or data register (D) can be used to specify the delay time
Interrupt program is finished

*2. This function is supported only in HCA8/HCA8CPLCs.

Operations



Interrupt is usually disabled in the PLC. If interrupt is enabled by EI instruction, when X000 or X001 turns ON while a program is scanned, the PLC executes the interrupt routine [1] or [2], and then returns to the main program by IRET instruction.

Make sure to program a pointer for inter(I**) as a label after FEND instruction.

2. Pointers for timer interrupt: 3 points

→ For details on timer interrupt function, refer to Section 35.5.

The PLC executes an interrupt routine program at every specified interrupt cycle time (10 to 99 ms).

Use these pointers for control requiring cyclic processing regardless of the operation cycle of the PLC

Input No.	Interrupt cycle (ms)	Interrupt disabling flag
I6□□	An integer in the range from 10 to 99 is put in "□□" portion of the pointer name. Ex: I610 = Timer interrupt at every 10 ms	M8056*1
I7□□		M8057*1
I8□□		M8058*1

*1. This function is supported only in HCA8/HCA8CPLCs.


*2. Cleared when the PLC mode switches from RUN to STOP.

Caution

It is recommended to set the timer interrupt time to 10 ms or more. When the timer interrupt time is set to 9ms or less, the timer interrupt processing may not be executed at an accurate cycle in the following cases:

- When the processing time of the interrupt program is long
- When an instruction requiring long processing time is used in the main program

Operations



Timer interrupt is enabled after EI instruction. It is not necessary to program DI (disable interrupt) instruction when no zone to disable timer interrupt is needed.

"FEND" indicates the end of the main program. Make sure to describe an interrupt routine after "FEND".

The PLC executes an interrupt routine at

every 20 ms.

The PLC returns to main program by IRET instruction.

3. Pointers for counter interrupt: 6 points*1

→ For details on counter interrupt function, refer to Section 35.6.

The PLC executes an interrupt routine based on the comparison result obtained by the comparison set instruction for high speed counter (DHSCS instruction).


Use these pointers for control requiring an interrupt routine based on the counting result from high speed counters.

Pointer No.	Interrupt disabling flag	Pointer No.	Interrupt disabling flag
I010	M8059*2	I040	M8059*2
I020			
I030			

*1. This function is supported only in HCA8/HCA8CPLCs.

*2. Cleared when the PLC mode switches from RUN to STOP.

Operations



Enable interrupt after EI instruction, and describe the main program.

Drive the coil of a high speed counter, and specify an interrupt pointer in DHSCS (FNC 53) instruction.

When the current value of C255 changes from "999" to "1000" or from "1001" to "1000", the interrupt routine is executed.

For example of interrupt program, refer to an input interrupt described above.

5. How to Specify Devices and Constants to Instructions

This chapter explains how to specify sources and destinations in sequence instructions which are the basis for handling PLC instructions.

- Specifying constants as decimal, hexadecimal and real numbers
- Specifying digits of bit devices
- Specifying bit positions in data registers
- Directly specifying BFM (buffer memory) in special function blocks/units
- Indexing with index registers

5.1 Numeric Values Handled in PLCs

(Octal, Decimal, Hexadecimal and Real Numbers)

HC PLCs handle five types of numeric values according to the application and purpose.

This section explains the roles and functions of these numeric values.

5.1.1 Types of numeric values

1. Decimal numbers (DEC)

- Set value (constant K) of timers and counters
- Device numbers of auxiliary relays (M), timers (T), counters (C), state relays (S), etc.
- Numeric values in operands and instruction operations in applied instructions (constant K)

2. Hexadecimal numbers (HEX)

- Numeric values in operands and instruction operations in applied instructions (constant H)

3. Binary numbers (BIN)

For a timer, counter or data register, a numeric value specified in decimal or hexadecimal as described
But all of these numeric values are handled in the format inside PLCs.

is
above.
binary

When these devices are monitored in peripheral equipment, they are automatically converted into the decimal format as shown in the figure on the right (or converted into the hexadecimal format).

can be

- Handling of negative value

A negative value is expressed in complement of PLCs.

For details, refer to the explanation of NEG (FNC 29) instruction

4. Octal numbers (OCT)

In HC PLCs, device numbers of input relays and output relays are assigned in octal.

Because "8" and "9" do not exist in octal, device numbers are carried in the way "0 to 7, 10 to 17, 70 to 77, 100 to 107".

5. Binary coded decimal (BCD)

BCD format expresses each numeric value from 0 to 9 constructing each digit of a decimal number in a 4-bit binary number.

Because handling of each digit is easy, this format is adopted in controlling digital switches of BCD output type and seven-segment display units.

6. Real numbers (floating point data)

HCA8 and HCA8C PLCs have the floating point operation function to achieve high accuracy operation.

In floating point operations, binary floating points (real numbers) are used, and scientific notation (real numbers) are used for monitoring them.

5.1.2 Conversion of numeric values

Numeric values handled in HC PLCs can be converted as shown in the table below:

Decimal number (DEC)	Octal number (OCT)	Hexadecimal number (HEX)	Binary number (BIN)		BCD	
0	0	00	0000	0000	0000	0000
1	1	01	0000	0001	0000	0001
2	2	02	0000	0010	0000	0010
3	3	03	0000	0011	0000	0011
4	4	04	0000	0100	0000	0100
5	5	05	0000	0101	0000	0101
6	6	06	0000	0110	0000	0110
7	7	07	0000	0111	0000	0111
8	10	08	0000	1000	0000	1000
9	11	09	0000	1001	0000	1001
10	12	0A	0000	1010	0001	0000
11	13	0B	0000	1011	0001	0001
12	14	0C	0000	1100	0001	0010
13	15	0D	0000	1101	0001	0011
14	16	0E	0000	1110	0001	0100
15	17	0F	0000	1111	0001	0101
16	20	10	0001	0000	0001	0110
⋮	⋮	⋮	⋮	⋮	⋮	⋮
99	143	63	0110	0011	1001	1001
⋮	⋮	⋮	⋮	⋮	⋮	⋮

Major applications

Decimal number (DEC)	Octal number (OCT)	Hexadecimal number (HEX)	Binary number (BIN)	BCD
Constants (K) and numbers of internal devices except I/O relays	Numbers of internal I/O relays	Constants (H)	Processing inside PLC	BCD digital switches and seven-segment display units

5.1.3 Handling of numeric values in floating point operations

Handling of numeric values in floating point operations

Binary integers are handled inside PLCs.

During division of integers, the answer "40 ÷ 3 = 13 ... 1" is obtained, for example.


During square root extraction operations, decimal points are ignored.

In HCA8 and HCA8C PLCs, floating point operations are available to achieve higher accuracy in such operations.

Binary floating point (real number)

When handling a binary floating point (real number) in data registers, use a pair of data registers having consecutive device numbers.

When D11 and D10 are used, for example, a binary floating point is handled as shown below.



$$\text{Binary floating point (real number)} = \pm (2^0 + A22 \times 2^{-1} + A21 \times 2^{-2} + \dots + A0 \times 2^{-23}) \times 2^{(E7 \times 2^7 + E6 \times 2^6 + \dots + E0 \times 2^0)} / 2^{127}$$

Example: A22=1, A21=0, A20=1, A19 to A0=0, E7=1, E6 to E1=0, E0=1

$$\begin{aligned} \text{Binary floating point (real number)} &= \pm (2^0 + 1 \times 2^{-1} + 0 \times 2^{-2} + 1 \times 2^{-3} + \dots + 0 \times 2^{-23}) \\ &\times 2^{(1 \times 2^7 + 0 \times 2^6 + \dots + 1 \times 2^0)} / 2^{127} \\ &= \pm 1.625 \times 2^{129} / 2^{127} = \pm 1.625 \times 2^2 \end{aligned}$$

The sign bit b31 states whether data is positive or negative, but is not handled as a complement.

Number of significant figures

The number of significant figures of binary floating point is approximately 7 when expressed in decimal. The binary floating point range is as follows:

- Least absolute value: 1175494×10^{-41}
- Most absolute value: 3402823×10^{35}

Handling of the zero (M8020), borrow (M8021) and carry (M8022) flags

These flags operate as follows in floating point operations.

- Zero flag : 1 when the result is 0
- Borrow flag : 1 when the result does not reach the minimum unit but is not 0
- Carry flag : 1 when the absolute value of the result exceeds the available numeric value range.

Monitoring of binary floating point (real number)

A programming software supporting the display of floating point such as GX Developer can directly monitor binary floating point (real number).

A programming tool not supporting the display of floating point can monitor binary floating point (real number) when it is converted into scientific notation (real number).

Scientific notation (real number)

Because binary floating point (real number) is difficult to understand for users, it can be converted into scientific notation (real number). But internal operations are executed using binary floating point (real number).

Scientific notation (real number) is handled by a pair of data registers having serial device numbers. Different from binary floating point (real number), a data register having a smaller device number handles the mantissa part, and the other data register having a larger device number handles the exponent part.

For example, when data registers D1 and D0 are used, they handle scientific notation as shown below. Data can be written to D0 and D1 by MOV instruction.

Scientific notation (real number) = [Mantissa D0] ×10 [Exponent D1]

Mantissa D0 = ±(1000 to 9999) or 0

Exponent D1 = -41 to +35

The most significant bit of D0 and D1 specifies the positive or negative sign respectively, and is handled as the complement of 2 respectively.

The mantissa D0 does not allow "100", for example. In the case of "100", it is handled as "1000 ×10⁻¹".

The scientific notation (real number) range is as follows

- Minimum absolute value: 1175 ×10⁻⁴¹
- Maximum absolute value: 3402 ×10³⁵

Number of significant figures

The number of significant figures of scientific notation is approximately 4 when expressed in decimal. The scientific notation range is as described above.

Scientific notation (real number) is valid in the following instructions:

- Conversion from binary floating point (real number) into scientific notation (real number): FNC118 ([D]EBCD)
- Conversion from scientific notation (real number) into binary floating point (real number): FNC119 ([D]EBIN)

5.2 Specification of Constants K, H and E

(Decimal, Hexadecimal and Real Number)

When handling constants in a sequence program, use constant K (decimal), H (hexadecimal) or E (floating point).

In peripheral equipment for programming, add "K" to a decimal number, "H" to a hexadecimal number and "E" to a floating point (real number) for operations associated with numeric values in instructions. (Examples: K100 (decimal number), H64 (hexadecimal number) and E1.23 (or E1.23 + 10) (real number))

The roles and functions of constants are described below.

5.2.1 Constant K (decimal number)

"K" indicates a decimal integer, and is mainly used to specify the set value of timers and counters and numeric values as operands in applied instructions. (Example: K1234)

The decimal constant specification range is as follows:

- When word data (16 bits) is used ... K-32768 to K32767
- When double data (32 bits) is used ... K-2,147,483,648 to K2,147,483,647

5.2.2 Constant H (hexadecimal number)

"H" indicates a hexadecimal number, and is mainly used to specify numeric values as operands in applied

instructions. (Example: H1234)

When using digits 0 to 9, the bit status (1 or 0) of each bit is equivalent to the BCD code, so BCD data can be specified also. (Example: H1234 ... When specifying BCD data, specify each digit of hexadecimal number in 0 to 9.)

The hexadecimal constant setting range is as follows:

- When word data (16 bits) is used ... H0 to HFFFF (H0 to H9999 in the case of BCD data)
- When double data (32 bits) is used ... H0 to HFFFFFFFF (H0 to H99999999 in the case of BCD data)

5.2.3 Constant E (real number)

"E" indicates a real number (floating point data), and is mainly used to specify numeric values as operands in applied instructions. (Example: E1.234 or E1.234 + 3)

The real number setting range is from -1.0×2^{128} to -1.0×2^{-126} , 0 and 1.0×2^{-126} to 1.0×2^{128} .

In a sequence program, a real number can be specified in two methods, "normal expression" and "exponent expression".

- Normal expression: Specify a numeric value as it is.

For example, specify "10.2345" in the form "E10.2345".

- Exponent expression: Specify a numeric value in the format "(numeric value) $\times 10^n$ ".

For example, specify "1234" in the form "E1.234 + 3".

" +3" in "E1.234 + 3" indicates " 10^3 ".

5.3 Character Strings

Character strings are classified into character string constants which directly specify character strings in operands in applied instructions and character string data.

5.3.1 Character string constant ("ABC")

A device "character string" directly specifies a character string in a sequence program. Put half-width characters inside quotation marks (example: "ABCD1234") in specification. JIS8 code is available. Up to 32 characters can be specified as a character string.

5.3.2 Character string data

With regard to character string data, a specified device to the NUL code (00H) is handled as one character string in 1-byte units.

When expressing (recognizing) character string data by bit devices with digit specification, however, 16 bits are required for data including the NUL code (00H) specifying the end of the character string data because the instruction length is 16 bits. (Refer to Example 2 in the step 2 below.)


In the following cases, an operation error occurs in the applied instruction (error code: K6706):

- When "00H" is not specified in the corresponding device range after the source device number specified in an applied instruction
- When there are insufficient devices for storing character string data (including "00H" or "0000H" indicating the end of the character string data) in the destination devices specified in an applied instruction


1) Character string data stored in word devices

•Example of data which can be recognized as character string data

•Example of data which cannot be recognized as character string data



↑ "00H" indicating the end of the character string can be detected.




↑ "00H" indicating the end of character string cannot be detected from the specified device to the end device number.

2) Character string data stored in bit devices with digit specification

•Example of data which can be recognized as character string data

•Examples of data which cannot be recognized as character string data



5.4 Specification of Digits for Bit Devices (Kn[]***)


Handling of bit devices

Devices which handle only the ON/OFF information such as X, Y, M and S are called bit devices. On the other hand, devices handling numeric values such as T, C, D and R are called word devices.

Even bit devices can handle a numeric value when they are combined. In this case, the number of digits Kn and the head device number are combined.

The number of digits is expressed in 4 bit units (digits); K1 to K4 are used for 16-bit data, and K1 to K8 are used for 32-bit data.


For example, "K2M0" indicates two-digit data expressed by M0 to M7.



When 16-bit data is transferred to K1M0 to K3M0, the highest-order bits are not transferred due to insufficient data length.

32-bit data is transferred in the same way.

When the number of digits specified for bit devices is K1 to K3 (or K1 to K7) in a 16-bit (or 32-bit) operation, the insufficient high-order bits are always regarded as "0". It means that such data is always positive.



Two-digit BCD data expressed by X004 to X013 is converted into binary data, and then transferred to D0.

A bit device number can be specified arbitrarily, but it is recommended to set the least significant digit to "0" for X or Y. (In other words, it is recommended to specify "X000, X010, X020 ... Y000, Y010, Y020 ...")

For M and S, multiples of "8" are ideal, but it is recommended to specify "M0, M10, M20 ..." to prevent confusion.

Specification of consecutive words

A series of data registers starting from D1 means "D1, D2, D3, D4"

In the case of word devices with digit specification, when such word devices are handled as a series, they are specified as shown below:

- K1X000, K1X004, K1X010, K1X014
- K2Y010, K2Y020, K2Y030
- K3M0, K3M12, M3M24, K3M36
- K4S16, K4S32, K4S48

Use the above devices in digit units so that devices are not skipped.

When "K4Y000" is used in a 32-bit operation, the high-order 16 bits register as "0".

It is necessary to use "K8Y000" when 32-bit data is required.

5.5 Bit Specification of a Word Device (D[].b)


By specifying a bit of a word device, the specified bit can be used as bit data.

When specifying a bit of a word device, use a word device number and bit number (hexadecimal).

(Example: D0.0 ... Indicates the bit 0 of data register (D).)

Indexing is not available for both device numbers and bit numbers

Target word device : Data register or special data register
 Bit number : 0 to F (hexadecimal)



5.6 Direct Specification of Buffer Memory (U[]\G[])

A buffer memory (BFM) of a special function block or special extension unit can be specified directly.

BFM is 16-bit or 32-bit word data, and is mainly used for operands in applied instructions.

For specifying a BFM, specify the unit number (U) of a special function block or special extension unit and the

BFM number (\G) consecutively.


(Example: U0\G0 ... Indicates the BFM #0 in the special function block or special extension unit whose unit number is 0.)

Indexing is available for BFM numbers.

The specification range is as follows:

Unit number (U).....0 to 7

BFM number (\G)0 to 32766



5.7 Indexing

The functions and structures of index registers are explained in detail in "4.10 Index Register [V and Z]".

Refer to Section 4.10 in advance.

5.7.1 Indexing in basic instructions

In the case of bit devices

Bit devices [X, Y, M (except special auxiliary relays), T, and C (C0 to C199)] used in LD, LDI, AND, ANI, OR,

ORI, OUT, SET, RST, PLS, and PLF instructions can be indexed with index registers.

The figure shown on the right explains an indexing operation with the index register Z(0) for X000 and M0 in the LD instruction.

Transfer K5 or K10 to the index register Z(0) in advance.

If Z(0) is "5", "X(0+5) = X005". When X005 turns ON, Y000 turns ON and "M(0+5) = M5". When M5 turns ON, Y001 turns ON.

If Z(0) is "10", "X(0+10) = X012*1

". When X012*1 turns ON, Y000 turns ON and "M(0+10) = M10".

When M10 turns ON, Y001 turns ON.

*1. Refer to the caution 3) below.

• The index registers Z0 to Z7 and V0 to V7 can be used for indexing.

- In OUT instruction for a timer or counter, the timer number (or counter number) and the device specified for the set value can be indexed.

Cautions

- 1) 32-bit counters and special auxiliary relays cannot be indexed with index registers.
- 2) It is not permitted to use 16-bit counters as 32-bit counters by executing indexing.
- 3) When an octal device number of X or Y is indexed with an index register, the contents of the index register are converted into octal, and then added to the device number.
For example, when the value of an index register added to the input X000 is changed in the order "K0 →K8 →K16", the device number converted into octal is added to the input X000 and the input number is changed in the order "X(000+0) = X000 →X(000+8) = X10 →X(000+16) = X20".
In the case of word devices and constants
The set value of word devices used in OUT instruction of T and C(0~199) can be indexed with index registers.

The indexing operation is explained in an example in which the set value D0 of T0 used in the index register V2 indexes OUT instruction(as shown in the right figure).

Transfer K0 or K10 to the index register V2 in advance.

When X001 is set to ON, "D(0+0) = D0" if V2 is "0", and T0 operates with the set value D0.

When X001 is set to ON, "D(0+10) = D10" if V2 is "10", and T0 operates with the set value D10


Caution

- 1) When a 32-bit counter is used in OUT instruction, the set value cannot be indexed with an index register.

5.7.2 Indexing in applied instructions

Expression of applied instructions allowing indexing

In the explanation of applied instructions, " , " is added to the source **(S)** or destination **(D)** symbol to indicate operands allowing indexing as shown in the figure below so that such operands can be discriminated from operands not allowing indexing.



In the case of bit devices

The indexing operation is explained in an example in which the comparison result M0 in CMP (FNC 10) instruction is indexed with the index register V1 (as shown in the figure on the right).

Transfer K0 or K10 to the index register V1 in advance.

When X001 is set to ON, "M(0+0) = M0" and the comparison result is output to M0 to M2 if V1 is "0".

On the other hand, "M(0+10) = M10" and the comparison result is output to M10 to M12 if V1 is "10".


- The index registers Z0 to Z7 and V0 to V7 can be used for indexing.

In the case of word devices

1. indexing operands in 16-bit instructions

The indexing operation is explained in an example transfer destination D0 in MOV instruction is the index register V3 (as shown in the figure on the right). Transfer K0 or K10 to the index register V3 in advance. When X001 is set to ON, "D(0+0) = D0" if V3 is "0", transferred to D0.

When X001 is set to ON, "D(0+10) = D10" if V3 is K500 is transferred to D10



in which the indexed with the right). advance.

and K500 is

"10", and

2. indexing operands in 32-bit instructions

In a 32-bit instruction, it is also necessary to specify a 32-bit index register in the instruction.

When an index register Z (Z0 to Z7) is specified in a 32-bit instruction, the specified Z and its counterpart V (V0 to V7) work together as 32-bit registers.

The indexing operation is explained in an example in which the transfer destinations [D1, D0] in DMOV instruction are indexed with the index registers [V4, Z4] (as shown in the

figure on the right).

Transfer K0 or K10 to the index registers [V4, Z4] in advance.

When X003 is set to ON, "[D(1+0), D(0+0)] = [D1, D0]" is realized if [V4, Z4] is "0", and K69000 is transferred to [D1, D0].

When X003 is set to ON, "[D(1+10), D(0+10)] = [D11, D10]" is realized if [V4, Z4] is "10", and K69000 is transferred to [D11, D10].

Cautions

1) When even if a numeric value written to index registers does not exceed the 16-bit numeric value range (0 to 32767), make sure to overwrite both V and Z using a 32-bit instruction. If only Z is overwritten and another numeric value remains in V, the numeric value will be extremely large. Thus an operation error occurs.

2) It is not permitted to use 16-bit counters as 32-bit counters by executing indexing.

When 32-bit counters are required, add Z0 to Z7 to counters C200 and later.

3) It is not permitted to index V and Z themselves.

4) Direct specification of buffer memory in special function blocks/units

In the direct specification of buffer memory "U□...G□...", the buffer memory number can be indexed with index registers.

The unit number cannot be indexed with index registers. ("U0\G0Z0" is valid, but "U0Z0\G0" is invalid.)

5) Indexing in bit digit specification

It is not permitted to index "n" in "Kn" used for digit specification.

("K4M0Z0" is valid, but "K0Z0M0" is invalid.)

6) Indexing of I/O relays (octal device numbers)

When octal device numbers of X, Y, KnX, and KnY indexed with index register, the contents of an index are converted into octal, and then added to the number.


In the example shown in the figure on the right, Y007 are output by MOV instruction, and inputs are by indexing X007 to X000, X017 to X010, and X027. When rewriting the index value as "K0", "K8", "K16", number converted into octal is added "X000 + 0 = "X000 + 8 = X10", "X000 + 16 = X20", and the input working as the source is changed accordingly.

are
register
device

to Y000
switched
to X020.
the device
X000",
terminal

Display example of timer present value

A sequence to display the present value of the timers T0 to T9 can be programmed index registers.



"T0Z0 = T0 to T9" according to "Z0 = 0 to 9"

In the case of constants

The indexing operation is explained in an example in the transfer destination in MOV instruction is indexed the index register V6 (as shown in the figure on the right). Transfer K0 or K20 to the index register V6 in advance. When X005 is set to ON, "K(6+0) = K6" if V6 is "0", and transferred to D10. When X005 is set to ON, "K(6+20) = K26" if V6 is "20", K26 is transferred to D10.

which
with


K6 is

and

5.7.3 Indexing example for instruction with limited number of use.

By modifying the target device numbers using index registers V and Z, the target device numbers can be changed using the program. In this way, an instruction with a limited number of uses per program can be used with multiple devices.

Example using the TKY instruction (FNC 70)
Two groups of key entries (numeric keypad from store the input data to D0 and D2. Although the TKY instruction (FNC 70) can only be programmed once, modifying the head device the input data, storage destination and pressed information, the information can be input from the groups of keys (numeric keypad from 0 to 9). Furthermore, even if V is changed while this instruction is being executed, this change is invalid. The change is invalid until the instruction is no longer being driven.



6. What to Understand before Programming

This chapter explains the I/O processing, relationship among instructions and programming method which should be understood before creating sequence programs.

6.1 How to Read Explanation of Instructions









In this manual, applied instructions are explained in the following form.

For the expression methods and basic rules for applied instructions, read in advance "6.5 General rules for applied instructions" described later.

Outline

1. Instruction format

1) The applied instruction number (FNC No.) and instruction mnemonic are indicated. The table below shows the meaning of simplified expression.

Mark	Description	Applicable instruction (example)
	Dotted lines on the upper left and lower left sides indicate an independent instruction not associated with the 16-bit or 32-bit type.	WDT(FNC 07)
	Continuous lines on the upper left side indicates that 16-bit type is available. "D" on the lower left side indicates that the 32-bit type is available.	MOV(FNC 12)
	Dotted lines on the lower left side indicate that the 32-bit type does not exist. Continuous lines on the upper left side indicate that only the 16-bit type is available.	CJ(FNC 00)
	Dotted lines on the upper left side indicate that the 16-bit type does not exist. "D" on the lower left side indicates that only the 32-bit type is available.	HSCS(FNC 53)
	Continuous lines on the upper right side indicate that the continuous operation type is available. "P" on the lower right side indicates that the pulse operation type is available.	CMP(FNC 10)
	Dotted lines on the lower right side indicate that the pulse operation type does not exist. Continuous line on the upper right side indicate that only the continuous operation type is available.	MTR(FNC 52)
	"  " on the upper right side indicates that the contents of the destination change in every operation cycle when the continuous operation type is used. When operation should be executed only during the driving of an instruction, use the pulse operation type indicated by "P" on the lower right side.	INC(FNC 24)

2. Set data

The contents of devices that can be specified as operands in instructions and available data types are described below:

1) Contents

The contents of operands in each instruction are described below.

2) Indexing of the source and destination

In operands to which " , " is added such as **(S)** and **(S1)**, indexing is available.

Operands not allowing indexing are expressed as **(S)** and **(S1)**.

3) Data types

- Bit : Bit device
- 16-bit BIN : 16-bit binary code
- 32-bit BIN : 32-bit binary code
- 64-bit BIN : 64-bit binary code
- 16/32-bit BIN : 16-bit or 32-bit binary code
- 32/64-bit BIN : 32-bit or 64-bit binary code
- 4-digit BCD : 4-digit (16-bit) BCD code
- 8-digit BCD : 8-digit (32-bit) BCD code
- 4/8-digit BCD : 4-digit (16-bit) or 8-digit (32-bit) BCD code
- Character string : Character code such as ASCII code and shift JIS code
- Character string (only ASCII) : ASCII code
- Real number (binary) : Binary floating point
- Real number (decimal) : Scientific notation

Applicable devices

Devices which can be specified in operands of instructions are shown.

When a device supports an instruction, "3" is added to the device.

- | | |
|---|---|
| <p>1) Bit devices</p> <ul style="list-style-type: none"> •X : Input relay (X) •Y : Output relay (Y) •M : Auxiliary relay (M) •S : State relay (S) etc. | <p>2) Word devices</p> <ul style="list-style-type: none"> •K : Decimal integer •H : Hexadecimal integer •KnX: Input relay (X) with digit specification^{*1} •KnY: Output relay (Y) with digit specification^{*1} •KnM: Auxiliary relay (M) with digit specification^{*1} •KnS: State relay (S) with digit specification^{*1} •T : Timer (T) current value •C : Counter (C) current value •D : Data register (file register) •V, Z: Index register •Modify: Availability of indexing using index register etc. |
|---|---|

*1. Kn without specification indicates K1 to K4 for 16 bits, and K1 to K8 for 32 bits.

Explanation of function and operation

The function of each instruction is explained.

Cautions

Cautions on using each instruction are described.

Errors

Major errors that are possible to occur in each instruction are described.

For details on errors, refer to "Chapter 37. Errors and Error Code List".

Program examples

Concrete program examples using each instruction are described.

6.2 Cautions on Creation of Fundamental Programs


This section explains cautions on programming.

6.2.1 Programming procedure and execution order


1. Contact configuration and steps

Even for a sequence circuit offering a same operation, the program can be simplified and the number of steps can be saved depending on the contact configuration method.

1) It is recommended to write a circuit with many serial contacts in an upper position.




2) It is recommended to write a circuit with many parallel contacts in a left position.



2. Program execution and programming order

A sequence program is executed "from top to bottom" and "from left to right".

Code the sequence instruction list according to this rule.



6.2.2 Double output (double coil) operation and countermeasures

1. Operation of double outputs

When a coil gives double outputs (double coils) in a sequence program, the priority is given to the latter one.

Suppose that the same coil Y003 is used in two positions as shown in the figure on the right.

For example, suppose the X001 is ON and X002 is OFF.

In the first coil Y003, the image memory turns ON output

Y004 turns ON also because the input X001 is ON.

In the second coil Y003, however, the image memory is set to OFF because the input X002 is OFF.

Accordingly, the actual output to the outside is "Y003 = OFF, Y004 = ON"

one.

OFF.


and the

is set to

= OFF,

2. Countermeasures against double outputs

Double outputs (double coils) do not cause illegal input (program error), but the operation is disrupted as described above. Change the program as shown in the example below.



SET, RST or jump instruction can be used instead, or a same output coil can be programmed at each state by step ladder instructions.


When step ladder instructions are used, if an output coil located in the main routine is also used in a state, it is handled as a double coil. It is better to avoid such programming.

6.2.3 Circuits which cannot be programmed and countermeasures

1. Bridge circuit

A circuit in which the current flows in both directions should be changed as shown in the figure on


the right (so that a circuit without D and a circuit without B are connected in parallel).



2. Coil connection position

- Do not write a contact on the right side of a coil.
- It is recommended to program a coil between contacts first.

The number of steps can be saved when a coil (E) between the contacts A and B is programmed first




6.3 I/O Processing and Response Delay

1. Operation timing of I/O relays and response delay

HC PLCs execute the I/O processing by repeating the process (1) to process (3).

Accordingly, the control executed by PLCs contains not only the drive time of input and output devices but also the response caused by the operation cycle.

Acquiring the latest I/O information
For acquiring the latest input information or immediately outputting the operation result middle of the operation cycle shown above, refresh instruction is available



2. Short pulses cannot be received.

The ON duration and OFF duration of inputs in PLCs require longer time than "PLC cycle time + Input filter response delay".


When the response delay of the input filter "10 ms" is considered and the cycle time is supposed as "10 ms", the ON duration and OFF duration should be at least 20 ms respectively.

Accordingly, PLCs cannot handle input pulses at 25 Hz ($1000 / (20 + 20) = 25$) or more. However, the situation can be improved by PLC special functions and applied instructions.

Convenient functions for improvement

By using the following functions, PLCs can receive pulses shorter than the operation cycle:



- High speed counter function
- Input interrupt function
- Pulse catch function
- Input filter value adjustment function



6.4 Mutual Relationship Among Program Flow Control Instructions

The table below shows the mutual relationship among various program flow control instructions.

In the table below, "⊃" indicates containment relationship, and "∩" indicates that zones are partially overlapped.



Top line Left line	MC-MCR	CJ-P	EI-DI	FOR-NEXT	STL-RET
MC-MCR	✓ octet	✓ Example 1	✓	✓	✓
	×	△ Example 2	✓	×	×
CJ-P	✓	✓	✓	✓	✓
	△	△	✓	△	△
EI-DI	✓	✓	✓	✓	✓
	✓	✓	✓	✓	✓
FOR-NEXT	×	✓	✓	✓ quintet	×
	×	△	✓	*2	×
STL-RET	×	△	✓	✓ (inside one STL)	×
	×	△	✓	×	×
P-SRET	×	✓	✓	✓	×
	×	△	✓	×	×
I-RET	×	✓	✓	✓	×
	×	△	✓	×	×
FEND-END	✓	✓	✓	✓	△
	×	×	*1	×	×
O-FEND	✓	✓	✓	✓	✓
	×	✓	✓	×	×
O-END (no FEND)	✓	✓	✓	✓	✓
	×	×	*1	×	×

✓: This combination can be used without any problem.

×: This combination is not allowed; Operation error will be occurs.

△: This combination is allowed, but is better not to be used because the operation will be complicated.

P-SRET	I-RET	FEND-END	Remarks
			*1 The DI skip status occurs, but this is not an error.
			*2 The operation indicated by continuous lines is discribed.
			*3 The first FEND or END is valid, but the intended processes will not occur. But this is not an error.
			Instructions having containment relationship can be combined except some combinations as follows: 1) MC-MCR cannot be used in FOR-NEXT, STL-RET, P-SRET and I-RET. 2) STL-RET cannot be used in FOR-NEXT, P-SRET and I-RET. 3) MC-MCR, FOR-NEXT, P-SRET and I-RET cannot be interrupted by I, IRET, SRET, FEND, END, etc.

6.5 General Rules for Applied Instructions


6.5.1 Expression and operation type of applied instructions

Instructions and operands

- Both a function number FNC 00 to FNC□□□ and a symbol (mnemonic) indicating the contents are given to each applied instruction.

For example, a mnemonic "SMOV (shift move)" is assigned to FNC 13 instruction.

- Some applied instructions function only with their instruction part, but many instructions consist of the instruction part and following operands.



S : An operand whose contents do not change by execution of the instruction is called "source", and is indicated by this symbol.

When a device number can be indexed with index registers, the source is expressed as **S** with addition of ",,".

When there are two or more sources, they are expressed as **S1**, **S2**, etc.

D: An operand whose contents change by execution of the instruction is called "destination", and indicated by this symbol. When indexing is allowed and there are two or more destinations, they are expressed as **D1**, **D2**, etc. in the same way as sources.

m, n : Operands not falling under source or destination are expressed as m and n.

When indexing is allowed and there are two or more such operands, they are expressed as m1 ,, m2 ,, n1 ,, n2 ,,etc. in the same way as sources and destinations

- In applied instructions, the program step of the instruction part always occupies 1 step, but each operand occupies 2 or 4 steps depending on whether the instruction is 16-bit type or 32-bit type.

Devices handled as operands

- Bit devices themselves such as X, Y, M and S may be handled.
- Combined bit devices, KnX, KnY, KnM, KnS, etc, may be handled as numeric value data.

→ Refer to Section 5.4.

- Data registers D and current value registers for timers T and counters C may be handled.
- Though data registers D are the 16-bit type, two serial data registers are combined when 32-bit data is handled.

For example, when a data register D0 is specified as an operand in a 32-bit instruction, D1 and D0 are combined to handle 32-bit data. (D1 handles high-order 16 bits, and D0 handles low-order 16 bits.)

When current value registers for T and C are used as general data registers, they are handled in the same way.

However, each of 32-bit counters C200 to C255 can handle 32-bit data, and cannot be specified as an operand in a 16-bit instruction.

Instruction form and operation type


Applied instructions are classified into "16-bit type" or "32-bit type" by the size of handled numeric values.

And by the operation type, applied instructions are classified into "continuous operation type" or "pulse operation type".

Some applied instructions have every combination of this form and type, and others do not.

1. 16-bit type and 32-bit type

- Applied instructions handling numeric values are classified into the 16-bit type or the 32-bit type by the bit length of the numeric value data.



This instruction transfers the contents of D10 to D12.

This instruction transfers the contents of D21 and D20 to D23 and D22

- In a 32-bit type instruction, the symbol "D" is added (example: DMOV).
- Either an odd or even device number can be specified, and a specified device is combined with a device having the subsequent larger number (in the case of word devices such as T, C and D). For avoiding confusion, it is recommended to specify an even device number (which will be the low order side) for an operand in a 32-bit instruction.
- 32-bit counter (C200 to C255) is regarded as 32 bits, and cannot be used as an operand in a 16-bit instruction.

2. Pulse operation type and continuous operation type

Pulse operation type

In the example shown in the figure on the right, when X000 turns ON from OFF, the instruction is executed only once, and is not executed in any other case.

When it is not necessary to continually execute an instruction, use the pulse operation type.


The symbol "P" indicates the pulse operation type. "DMOVP" indicates also the pulse operation type.

Continuous operation type

The figure on the right shows a continuous operation type instruction. While X001 is ON, the instruction is executed in every operation cycle

In the continuous operation type of some instructions such as FNC 24 (INC) and FNC 25 (DEC), the contents of the destination change in every operation cycle.

For applied instructions requiring attention in using the continuous operation type, the symbol "P" is added to the title of the explanation of such instructions as shown in the figure below.



In any case, instructions are not executed while the drive input X000 or X001 is OFF. And the destinations do not change except when instructions specify otherwise.

6.5.2 Handling of general flags

In some types of applied instructions, the following flags operate:

Examples: M8020: Zero flag M8021: Borrow flag M8022: Carry flag

M8029: Instruction execution complete flag

M8090: Block comparison signal

M8328: Instruction non-execution flag

M8329: Instruction execution abnormal complete flag

M8304: Zero Flag

M8306: Carry Flag

These flags turn ON or OFF every time various instructions turn ON, but do not change when various instructions turn OFF not driven or when errors have occurred.


Because these flags turn ON or OFF in many instructions, the ON/OFF status of flags change every time such instructions are executed.


Program flag contacts directly under each instruction while referring to the examples below.

1. Program containing many flags (example of instruction execution complete flag M8029)

When two or more instruction execution complete flags M8029 are programmed together for applied instructions, it is difficult to determine which instruction executes which flag.

For using flags in any positions other than directly under applied instructions, refer to the next page.






2. Introduction of method for using flags in any positions other than directly under applied instructions

When two or more applied instructions are programmed, general flags turn ON or OFF when each applied instruction turns ON.

Accordingly, when using a flag in any position other than directly under an applied instruction, set to ON or OFF another device just under the applied instruction, and then use the contact of the device as the command contact



6.5.3 Handling of operation error flag

When there is an error in the applied instruction configuration, target device or target device number range and an error occurs while operation is executed, the following flag turns ON and the error information is stored.

1. Operation error

Error flag	Error code storage device	Error detected step number storage device
		HCA8/HCA8CPLC
M8067	D8067	D8315, D8314, D8069

- When an operation error has occurred, M8067 turns ON and D8067 stores the operation error code number.
- In the HCA8/HCA8CPLCs, D8315 and D8314 (32 bits in total) store the step number in which the error has occurred. When the error occurrence step number is up to 32767, the error occurrence step can be checked also in D8069 (16 bits).

- If another error occurs in another step, the stored data is updated in turn to the error code and step number of the new error. (These devices are set to OFF when errors are cleared.)
- When the PLC mode switches from STOP to RUN, these devices are cleared instantaneously, and then set to ON again if errors have not been cleared.

2. Operation error latch

Error flag	Error code storage device	Error detected step number storage device
		HCA8/HCA8CPLC
M8068	--	D8315, D8314, D8068

- When an operation error has occurred, M8068 turns ON.
- In the HCA8/HCA8CPLCs, D8313 and D8312 (32 bits in total) store the step number in which the error has occurred.

When the error occurrence step number is up to 32767, the error occurrence step can be checked also in D8068 (16 bits).

- Even if another error has occurred in another step, the stored data is not updated, and remains held until these devices are forcibly reset or until the power turns OFF.
- When the error occurrence step is up to the 32767th step, the error occurrence step can be checked in D8068 (16 bits).

6.5.4 Handling functions of extension flag

In some applied instructions, the function can be extended by combining a specific special auxiliary determined for each applied instruction. An example is explained below.


- When X000 turns ON, this instruction exchanges contents of D10 and D11 with each other.

- If M8160 has been driven before the XCH instruction and the source and destination of the

instruction are specified to the same device, high-order 8 bits and low-order 8 bits are exchanged with each other inside the device.

- For returning this XCH instruction to the normal XCH instruction, it is necessary to set M8160 to OFF.

When using an instruction requiring the function extension flag in an interrupt program, program DI instruction (for disabling interrupt) before driving the function extension flag, and program EI instruction (for enabling interrupt) after turning OFF the function extension flag.



6.5.5 Limitation in number of instructions

Limitation in the number of instructions and limitation in simultaneous driving

Some applied instructions can be used only up to the specified number of times.

Instruction name	Allowable number of times of use	Remarks
FNC 52(MTR)	1	MTR instruction can only be used once in program.
FNC53 (HSCS)	6 *1	The allowable number of times of use is restricted only in FX3G PLCs.
FNC54 (HSCR)		
FNC55 (HSZ)		
FNC 56(SPD)	8 (1 instruction/1 input or less)	Pay attention so that this instruction does not overlap the input numbers of in DVIT instruction, DOG inputs in ZRN instruction, zero point signal in DSZR instruction, input interrupt numbers and high speed counter input numbers.
FNC 60(IST)	1	-
FNC 69(SORT)	1	-
FNC 70(TKY)	1	-
FNC 71(HKY)	1	-
FNC 75(ARWS)	1	-
FNC 77(PR)	2	PR instruction can only be used twice in a program.
FNC149(SORT2)	2	-
FNC186(DUTY)	5 (1 instruction/1 input or less)	-
FNC280(HSCT)	1	-

*1. Total number of times that the FNC53 (HSCS), FNC54 (HSCR) and FNC55 (HSZ) instructions are used

When using above instructions beyond the allowable number of times of use

For instructions whose operands allow indexing, device numbers and numeric values in such instructions can be changed by index registers.

By indexing, when driving multiple instances simultaneously is not required, such instruction can be used as if they were used beyond the allowable number of times.

→ Refer to "**Subsection 5.7.3. Indexing example in instruction with limited number of use**"

Limitation in simultaneous instances of instructions

Some applied instructions can be programmed two or more times, but the number of simultaneous instances is limited.

Even in instructions not shown below, if two or more instructions are driven at the same time for a same I/O number, it is regarded as double outputs. In some combinations of instructions, the operation may be disrupted, or the instructions cannot be executed.

For details, refer to the caution described in each instruction page.

For combinations of instructions, refer to "6.4 Mutual relationship among program flow control instructions".

1. Positioning instructions

Do not drive FNC 57 (PLSY), FNC 58 (PWM), FNC 59 (PLSR), FNC150 (DSZR), FNC151 (DVIT), FNC156 (ZRN), FNC157 (PLSV), FNC158 (DRVI) and FNC159 (DRVA) instructions at the same time for the same output number.

2. High speed processing instructions

•HCA8/HCA8CPLC

In FNC 53 (HSCS), FNC 54 (HSCR) and FNC 55 (HSZ) instructions (including FNC280 (HSCT)

instruction), make sure that up to 32 instructions are driven at the same time. [FNC280 (HSCT) instruction can be used only once.]

Note that "FNC280 (HSCT) instruction", "table high speed comparison mode of FNC 55 (HSZ instruction)" and "frequency control mode of FNC 55 (HSZ instruction)" can each only be used once.

3. External device communication instructions













- In FNC 80 (RS) and FNC 87 (RS2) instructions, do not drive two or more instructions at the same time for the same port.
- It is impossible to combine and use FNC 80 (RS), FNC 87 (RS2), FNC270 (IVCK), FNC271 (IVDR), FNC272 (IVRD), FNC273 (IWR) and FNC274 (IVBWR) instructions for the same port.
- In FNC270 (IVCK), FNC271 (IVDR), FNC272 (IVRD), FNC273 (IWR) and FNC274 (IVBWR) instructions, two or more instructions can be driven at the same time for the same port









7. Basic Instruction

This chapter explains types and functions of basic sequence instructions.

For beginners to sequence control, we offer "Introduction Course" and "Relay Ladder Course" learning texts for reference.

We can also offer the PLC learning software "Beginner Course".

Mnemonic	Name	Symbol	Function	Applicable devices	Reference
Contact Instruction					
LD	Load		Initial logical operation contact type NO (normally open)	X,Y,M,S,D□.b,T,C	Section 7.1
LDI	Load Inverse		Initial logical operation contact type NC (normally closed)	X,Y,M,S,D□.b,T,C	Section 7.1
LDP	Load Pulse		Initial logical operation of rising edge pulse	X,Y,M,S,D□.b,T,C	Section 7.5
LDF	Load Falling Pulse		Initial logical operation of falling/trailing edge pulse	X,Y,M,S,D□.b,T,C	Section 7.5
AND	AND		Serial connection of NO (normally open) contacts	X,Y,M,S,D□.b,T,C	Section 7.3
ANI	AND Inverse		Serial connection of NC (normally closed) contacts	X,Y,M,S,D□.b,T,C	Section 7.3
ANDP	AND Pulse		Serial connection of rising edge pulse	X,Y,M,S,D□.b,T,C	Section 7.5
ANDF	AND Falling Pulse		Serial connection of falling/trailing edge pulse	X,Y,M,S,D□.b,T,C	Section 7.5
OR	OR		Parallel connection of NO (normally open) contacts	X,Y,M,S,D□.b,T,C	Section 7.4
ORI	OR Inverse		Parallel connection of NC (normally closed) contacts	X,Y,M,S,D□.b,T,C	Section 7.4
ORP	OR Pulse		Parallel connection of rising edge pulse	X,Y,M,S,D□.b,T,C	Section 7.5
ORF	OR Falling Pulse		Parallel connection of falling/trailing edge pulse	X,Y,M,S,D□.b,T,C	Section 7.5

Mnemonic	Name	Symbol	Function	Applicable devices	Reference
Connection Instruction					
ANB	AND Block		Serial connection of multiple parallel circuits	-	Section 7.7
ORB	OR Block		Parallel connection of multiple contact circuits	-	Section 7.6
MPS	Memory Point Store		Stores the current result of the internal PLC operations	-	Section 7.8
MRD	Memory Read		Reads the current result of the initial PLC operations		Section 7.8
MPP	Memory POP		Pops (recalls and removes) the currently stored result		Section 7.8
INV	Inverse		Invert the current result of the internal PLC operations	-	Section 7.10
MEP	MEP		Conversion of operation result to leading edge pulse	-	Section 7.11
MEF	MEF		Conversion of operation result to trailing edge pulse	-	Section 7.11

Out Instruction					
OUT	OUT		Final logical operation type coil drive	Y,M,S,D□.b,T,C	Section 7.2
SET	SET		Set bit device latch ON	Y,M,S,D□.b	Section 7.13
RST	Reset		Reset bit device OFF	Y,M,S,D□.b,T,C, D,R,V,Z	Section 7.13
PLS	Pulse		Rising edge pulse	Y,M	Section 7.12
PLF	Pulse Falling		Falling/trailing edge pulse	Y,M	Section 7.12
Master Control Instruction					
MC	Master Control		Denotes the start of a master control block	Y,M	Section 7.9
MCR	Master Control Reset		Denotes the end of a master control block	-	Section 7.9
Other Instruction					
NOP	No Operation		No operation or null step	-	Section 7.14
End Instruction					
END	END		Program end, I/O refresh and return to step 0	-	Section 7.15

7.1 LD, LDI

Outline

LD and LDI instructions are contacts connected to bus lines.

When combined with ANB instruction described later, LD and LDI instructions can be used for the start of branches.

1. Instruction format

<div style="border: 1px solid black; padding: 5px; width: 60px; margin: 0 auto;">LD</div> <p>Load</p>	<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: left;">Basic Instruction</th> <th style="text-align: left;">Mnemonic</th> <th style="text-align: left;">Operation Condition</th> </tr> </thead> <tbody> <tr> <td>LD</td> <td></td> <td> Continuous Operation</td> </tr> <tr> <td>-</td> <td></td> <td> Pulse (Single) Operation</td> </tr> </tbody> </table>	Basic Instruction	Mnemonic	Operation Condition	LD		Continuous Operation	-		Pulse (Single) Operation
Basic Instruction	Mnemonic	Operation Condition								
LD		Continuous Operation								
-		Pulse (Single) Operation								
<div style="border: 1px solid black; padding: 5px; width: 60px; margin: 0 auto;">LDI</div> <p>Load Inverse</p>	<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: left;">Basic Instruction</th> <th style="text-align: left;">Mnemonic</th> <th style="text-align: left;">Operation Condition</th> </tr> </thead> <tbody> <tr> <td>LDI</td> <td></td> <td> Continuous Operation</td> </tr> <tr> <td>-</td> <td></td> <td> Pulse (Single) Operation</td> </tr> </tbody> </table>	Basic Instruction	Mnemonic	Operation Condition	LDI		Continuous Operation	-		Pulse (Single) Operation
Basic Instruction	Mnemonic	Operation Condition								
LDI		Continuous Operation								
-		Pulse (Single) Operation								

→ For the number of instruction steps, refer to Section 7.15.

2. Applicable devices

Instruction	Bit Devices							Word Devices											Others								
	System User							Digit Specification				System User				Special Unit			Index		Constant		Real Number	Character String	Pointer		
	X	Y	M	T	C	S	D□.b	KnX	KnY	KnM	KnS	T	C	D	R	U□V□G□	V	Z	Modify	K	H	E	"□"	P			
LD	✓	✓	▲1	✓	▲1	▲2	▲3																				
LDI	✓	✓	▲1	✓	▲1	▲2	▲3																				

▲1:

Special auxiliary relays (M) and 32-bit counters (C) cannot be indexed with index registers (V and Z).

▲2: State relays (S) cannot be indexed with index registers (V and Z).


▲3: "D□.b" is available only in HCA8 and HCA8CPLCs. However, index modifiers (V and Z) are not available.

▲4: This function is supported only in HCA8/HCA8CPLCs.

Explanation of function and operation

1. LD instruction (initial logical operation, NO contact type)


Circuit program



List program


```
0000 LD X000 ← Connection to bus line
0001 OUT Y000
```

Timing chart



2. LDI instruction (initial logical operation, NC contact type)


Circuit program



List program

```
0000 LDI X000 ← Connection to bus line
0001 OUT Y000
```

Timing chart




3. Indexing*1

Devices used in LD and LDI instructions allow indexing with index registers (V and Z).

(State relays (S), special auxiliary relays (M), 32-bit counters (C), and "D□b" cannot be indexed.)

Circuit program



List program

```
0000 LD X000V0
0003 OUT Y000
```

V0 to V7 and Z0 to Z7 are available in indexing.

When used devices are inputs (X) and outputs (Y), values of index registers (V and Z) are converted into octal numbers,

and then added.

Example: When the value of V0 is 10, LD contact is set to ON (becomes conductive) or OFF (becomes nonconductive) by X012

*1. This function is supported only in HCA8/HCA8CPLCs.

Errors


- When an I/O number used in LD or LDI instruction does not exist due to indexing, M8316 (Non-existing I/O specification error) turns ON.
- When the device number of a device (M, T or C) other than I/O used in LD or LDI instruction does not exist due to indexing, an operation error (error code: 6706) occurs.

7.2 OUT

Outline

OUT instruction drives coils of output relays (Y), auxiliary relays (M), state relays (S), timers (T) and counters(C).

1. Instruction format



→ For the number of instruction steps, refer to Section 7.15

2. Applicable devices

Instruc-tion	Bit Devices							Word Devices										Others								
	System User							Digit Specification				System User				Special Unit		Index				Con-stant		Real Number	Charac-ter String	Pointer
	X	Y	M	T	C	S	D□.b	KnX	KnY	KnM	KnS	T	C	D	R	U□\G□	V	Z	Modify	K	H	E	"□"	P		
OUT	✓		▲1	✓	▲1	▲2	▲3												▲4							
Set value														✓	✓				▲4	✓						

▲1: Special auxiliary relays (M) and 32-bit counters (C) cannot be indexed with index registers (V and Z).

▲2: State relays (S) cannot be indexed with index registers (V and Z).

▲3: "D□.b" is available only in HCA8 and HCA8CPLCs. However, index modifiers (V and Z) are not available.

▲4: This function is supported only in HCA8/HCA8CPLCs.

Explanation of function and operation

1. When a bit device is used


A device described in OUT instruction turns ON or OFF according to the driven contact status.

Parallel OUT instructions can be used consecutively as many times as necessary.

In the program example shown below, OUT M100 and OUT M101 are parallel.

If two or more OUT instructions are executed for a same device number, however, the double output (double coil) operation is resulted.

Circuit program




List program

```
0000 LD X000
0001 OUT Y000
0002 LDI X001
0003 OUT M100
0004 OUT M101
```

↑
Program step numbers are automatically controlled.

Timing chart




2. When a timer or counter is used

The set value is required after OUT instruction for the counting coil of a timer or counter.

The set value can be specified directly by a decimal number (K) or indirectly using a data register (D) or extension register (R).

1) Direct specification

Circuit program




List program

```
0000 LD X000
0001 OUT T0
      (SP) K30
0004 LDI X001
0005 OUT T1
      (SP) K30
0008 OUT C0
      (SP) K50
```

The set value of a timer or counter can be specified directly by a decimal number (K).

2) Indirect specification

Circuit program



List program

```
0000 LD X000
0001 OUT T10
      (SP) D10
0004 LDI X001
0005 OUT T11
      (SP) R15
0008 OUT C10
      (SP) D20
```

The set value of a timer or counter can be set by a data register (D) or extension data register (R). At this time, the current value of the data register (D) or extension register (R) is regarded as the set value of the timer or counter.

It is necessary to write in advance the set value to a data register (D) or extension register (R) used for the set value by MOV instruction, DSW instruction or display unit before driving the timer or counter.

3) Setting range of timers and counters

The table below shows the set value range of timers and counters, the actual timer constants and the number of program steps (including the set value) for OUT instruction.


Timer/counter	Setting range (Value of K or current value of D or R)	Actual set value	Number of steps
1 ms timer	1 to 32767	0.001 to 32.767 sec	3
10 ms timer	1 to 32767	0.01 to 327.67 sec	3
100 ms timer		0.1 to 3276.7 sec	
16-bit counter	1 to 32767	Same as left	3
32-bit counter	-2,147,483,648 to +2,147,483,647	Same as left	5

3. Indexing*1

Devices used in OUT instruction can be indexed with index registers (V and Z).

(State relays (S), special auxiliary relays (M), 32-bit counters (C), and "D□b" cannot be indexed.)

Circuit program



List program

```
0000 LD X000
0001 OUT Y000Z0
```

The index registers V0 to V7 and Z0 to Z7 are available for indexing.

When a used device is an input (X) or output (Y), the value of an index register (V or Z) is converted into an octal number, and then added.

Example: When the value of Z0 is "20", Y024 turns ON or OFF

*1. This function is supported only in HCA8/HCA8CPLCs

4. Bit specification of data register (D)*1

Circuit program



List program

```
0000 LD X000
0001 OUT D0.3
```

A bit in data register (D) can be specified as a device used in OUT instruction.

When specifying a bit in data register, input "." after a data register (D) number, and then input a bit number (0 to F) consecutively.

Only 16-bit data registers are available.

Specify a bit number as "0, 1, 2, ... 9, A, B, ... F" from the least significant bit.

Example: In the example shown on the left, the bit 3 of D0 turns ON or OFF when X000 turns ON or OFF.

*1. This function is supported only in HCA8/HCA8CPLCs.

Caution

- When a special internal relay (M), timer or counter is used, program steps increase as described in "Setting range of timers and counters" on the previous page.
- Do not use the last bit number of a data register (D) or extension register (R) as the set value of a 32-bit counter.

Errors

- When an I/O number used in OUT instruction does not exist due to indexing, M8316

(Non-existing I/O specification error) turns ON.

- When the device number of a device (M, T or C) other than I/O used in OUT instruction does not exist due to indexing, an operation error (error code: 6706) occurs.

7.3 AND, ANI

Outline

AND and ANI instructions connect one contact in series.

The number of contacts connected in series is not limited, so AND and ANI instructions can be used consecutively as many times as necessary.

Output to another coil by way of a contact after OUT instruction is called cascade output.

Such cascade output can be repeated as many times as necessary as far as the order is correct.

1. Instruction format

AND	<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: left;">Basic Instruction</th> <th style="text-align: left;">Mnemonic</th> <th style="text-align: left;">Operation Condition</th> </tr> </thead> <tbody> <tr> <td></td> <td style="text-align: center;">AND</td> <td> Continuous Operation</td> </tr> <tr> <td></td> <td style="text-align: center;">-</td> <td> Pulse (Single) Operation</td> </tr> </tbody> </table>	Basic Instruction	Mnemonic	Operation Condition		AND	Continuous Operation		-	Pulse (Single) Operation
Basic Instruction	Mnemonic	Operation Condition								
	AND	Continuous Operation								
	-	Pulse (Single) Operation								
AND										
ANI	<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: left;">Basic Instruction</th> <th style="text-align: left;">Mnemonic</th> <th style="text-align: left;">Operation Condition</th> </tr> </thead> <tbody> <tr> <td></td> <td style="text-align: center;">ANI</td> <td> Continuous Operation</td> </tr> <tr> <td></td> <td style="text-align: center;">-</td> <td> Pulse (Single) Operation</td> </tr> </tbody> </table>	Basic Instruction	Mnemonic	Operation Condition		ANI	Continuous Operation		-	Pulse (Single) Operation
Basic Instruction	Mnemonic	Operation Condition								
	ANI	Continuous Operation								
	-	Pulse (Single) Operation								
AND Inverse										

→ For the number of instruction steps, refer to Section 7.15.

2. Applicable devices

Instru- ction	Bit Devices								Word Devices										Others										
	System User								Digit Specification				System User				Special Unit		Index				Con- stant		Real Number	Charac- ter String	Pointer		
	X	Y	M	T	C	S	D□.b		KnX	KnY	KnM	KnS	T	C	D	R	U□G□	V	Z	Modify	K	H	E	"□"	P				
AND	✓	✓	▲ 1	✓	▲ 1	▲ 2	▲ 3																						
ANI	✓	✓	▲ 1	✓	▲ 1	▲ 2	▲ 3																						

▲1: Special auxiliary relays (M) and 32-bit counters (C) cannot be indexed with index registers (V and Z).


▲2: State relays (S) cannot be indexed with index registers (V and Z).

▲3: "D□.b" is available only in HCA8 and HCA8CPLCs. However, index modifiers (V and Z) are not available.


▲4: This function is supported only in HCA8/HCA8CPLCs.

Explanation of function and operation

1. AND instruction (serial connection of NO (normally open) contacts)




2. ANI instruction (serial connection of NC (normally closed) contacts)



3. Indexing*1

Devices used in AND and ANI instruction can be indexed with index registers (V and Z).
 (State relays (S), special auxiliary relays (M), 32-bit counters (C), and "D□.b" cannot be indexed.)



The index registers V0 to V7 and Z0 to Z7 are available for indexing.

When a used device is an input (X) or output (Y), the value of an index register (V, Z) is converted into an octal number, and

then added.


Example: When the value of V0 is "10", AND contact is set to ON or OFF by X012.

*1. This function is supported only in HCA8/HCA8CPLCs.

4. Bit specification of data register (D)*1

A bit in data register (D) can be specified as a device used in AND and ANI instructions.

Circuit program



List program

```
0000 LD X002
0001 AND D0.3
0004 OUT Y003
```

When specifying a bit in data register, input "." after a data register (D) number, and then input a bit number (0 to F) consecutively.

Only 16-bit data registers are available.

Specify a bit number as "0, 1, 2, ... 9, A, B, ... F"

from the least significant bit.

Example: In the example shown on the left, AND contact turns ON (becomes conductive) when the bit 3 of D0 turns ON.


*1. This function is supported only in HCA8/HCA8CPLCs.

Errors

- When an I/O number used in AND or ANI instruction does not exist due to indexing, M8316 (Non-existing I/O specification error) turns ON.
- When the device number of a device (M, T or C) other than I/O used in AND or ANI instruction does not exist due to indexing, an operation error (error code: 6706) occurs.

Program examples

Circuit program



List program

```
0000 LD X000
0001 AND X001 ← Contact connected in series
0002 OUT Y003
0003 LD X002
0004 ANI X003 ← Contact connected in series
0005 OUT Y004
0006 AND X004 ← Contact connected in series
0007 OUT T0
          (SP) K30
0010 LD X005 ← Contact connected in series
0011 ANI T0
0012 OUT Y005
```

7.4 OR, ORI

Outline

OR and ORI instructions are used to connect one contact in parallel.

If two or more contacts are connected in series, use ORB instruction described later to connect such a serial circuit block to another circuit in parallel.


A step containing OR or ORI instruction is connected in parallel to a preceding step containing LD or LDI instruction. There is no limitation in the number of times of parallel connection.

1. Instruction format

2. ORI instruction (parallel connection of NC (normally closed) contacts)


Circuit program

List program




```
0000 LD X000
0001 ORI X002
0002 OUT Y001
```

Timing chart



3. Relationship with ANB instruction



The parallel connection by OR or ORI instruction is connected to the preceding LD or LDI instruction in principle. After ANB instruction, however, the parallel connection by OR or ORI instruction is connected to the second preceding LD or LDI instruction.

4. Indexing*1


Devices used in OR and ORI instruction can be indexed with index registers (V and Z).

(State relays (S), special auxiliary relays (M), 32-bit counters, and "D□.b" cannot be indexed.)

The index registers V0 to V7 and Z0 to Z7 are available for indexing.

Circuit program

List program



```
0000 LD X000
0001 OR X001V0
0004 OUT Y000
```

When a used device is an input (X) or output (Y), the value of an index register (V or Z) is converted into an octal number, and then added.

Example: When the value of V0 is "10", OR contact is set to ON (becomes conductive) or OFF (becomes nonconductive) by X013.


*1. This function is supported only in HCA8/HCA8CPLCs

5. Bit specification of data register (D) *1

A bit in data register (D) can be specified as a device used in OR and ORI instructions.

Circuit program

List program



```
0000 LD X000
0001 OR D0.3
0004 OUT Y000
```

When specifying a bit in data register, input "." after a data register (D) number, and then input a bit number (0 to F) consecutively.

Only 16-bit data registers are available.

Specify a bit number as "0, 1, 2, ... 9, A, B, ...F" from the least significant bit.

Example: In the example shown on the left, OR contact is set to ON (becomes conductive) or OFF (becomes nonconductive) by the bit 3 of D0.

*1. This function is supported only in HCA8/HCA8CPLCs.

Errors

- When an I/O number used in OR or ORI instruction does not exist due to indexing, M8316 (Non-existing I/O specification error) turns ON.
- When the device number of a device (M, T or C) other than I/O used in OR or ORI instruction does not exist due to indexing, an operation error (error code: 6706) occurs.

7.5 LDP, LDF, ANDP, ANDF, ORP, ORF

Outline

LDP, ANDP, and ORP instructions for contacts detect the rising edge, and become active during one operation cycle only at the rising edge of a specified bit device (that is, when the bit device turns ON from OFF).

Contact instructions LDF, ANDF and ORF detect the falling edge, and become active during one operation cycle only at the falling edge of a specified bit device (that is, when the bit device turns OFF from ON).

1. Instruction format

LDP	<table border="1"> <thead> <tr> <th>Basic Instruction</th> <th>Mnemonic</th> <th>Operation Condition</th> </tr> </thead> <tbody> <tr> <td>-</td> <td>-</td> <td> Continuous Operation</td> </tr> <tr> <td>LDP</td> <td>LDP</td> <td> Pulse (Single) Operation</td> </tr> </tbody> </table>	Basic Instruction	Mnemonic	Operation Condition	-	-	Continuous Operation	LDP	LDP	Pulse (Single) Operation
Basic Instruction	Mnemonic	Operation Condition								
-	-	Continuous Operation								
LDP	LDP	Pulse (Single) Operation								
Load Pulse										
LDF	<table border="1"> <thead> <tr> <th>Basic Instruction</th> <th>Mnemonic</th> <th>Operation Condition</th> </tr> </thead> <tbody> <tr> <td>-</td> <td>-</td> <td> Continuous Operation</td> </tr> <tr> <td>LDF</td> <td>LDF</td> <td> Pulse (Single) Operation</td> </tr> </tbody> </table>	Basic Instruction	Mnemonic	Operation Condition	-	-	Continuous Operation	LDF	LDF	Pulse (Single) Operation
Basic Instruction	Mnemonic	Operation Condition								
-	-	Continuous Operation								
LDF	LDF	Pulse (Single) Operation								
Load Falling Pulse										
ANDP	<table border="1"> <thead> <tr> <th>Basic Instruction</th> <th>Mnemonic</th> <th>Operation Condition</th> </tr> </thead> <tbody> <tr> <td>-</td> <td>-</td> <td> Continuous Operation</td> </tr> <tr> <td>ANDP</td> <td>ANDP</td> <td> Pulse (Single) Operation</td> </tr> </tbody> </table>	Basic Instruction	Mnemonic	Operation Condition	-	-	Continuous Operation	ANDP	ANDP	Pulse (Single) Operation
Basic Instruction	Mnemonic	Operation Condition								
-	-	Continuous Operation								
ANDP	ANDP	Pulse (Single) Operation								
AND Pulse										
ANDF	<table border="1"> <thead> <tr> <th>Basic Instruction</th> <th>Mnemonic</th> <th>Operation Condition</th> </tr> </thead> <tbody> <tr> <td>-</td> <td>-</td> <td> Continuous Operation</td> </tr> <tr> <td>ANDF</td> <td>ANDF</td> <td> Pulse (Single) Operation</td> </tr> </tbody> </table>	Basic Instruction	Mnemonic	Operation Condition	-	-	Continuous Operation	ANDF	ANDF	Pulse (Single) Operation
Basic Instruction	Mnemonic	Operation Condition								
-	-	Continuous Operation								
ANDF	ANDF	Pulse (Single) Operation								
AND Falling Pulse										
ORP	<table border="1"> <thead> <tr> <th>Basic Instruction</th> <th>Mnemonic</th> <th>Operation Condition</th> </tr> </thead> <tbody> <tr> <td>-</td> <td>-</td> <td> Continuous Operation</td> </tr> <tr> <td>ORP</td> <td>ORP</td> <td> Pulse (Single) Operation</td> </tr> </tbody> </table>	Basic Instruction	Mnemonic	Operation Condition	-	-	Continuous Operation	ORP	ORP	Pulse (Single) Operation
Basic Instruction	Mnemonic	Operation Condition								
-	-	Continuous Operation								
ORP	ORP	Pulse (Single) Operation								
OR Pulse										
ORF	<table border="1"> <thead> <tr> <th>Basic Instruction</th> <th>Mnemonic</th> <th>Operation Condition</th> </tr> </thead> <tbody> <tr> <td>-</td> <td>-</td> <td> Continuous Operation</td> </tr> <tr> <td>ORF</td> <td>ORF</td> <td> Pulse (Single) Operation</td> </tr> </tbody> </table>	Basic Instruction	Mnemonic	Operation Condition	-	-	Continuous Operation	ORF	ORF	Pulse (Single) Operation
Basic Instruction	Mnemonic	Operation Condition								
-	-	Continuous Operation								
ORF	ORF	Pulse (Single) Operation								
OR Falling Pulse										

→ For the number of instruction steps, refer to Section 7.15.

2. Applicable devices

Instruc- tion	Bit Devices						Word Devices											Others						
	System User						Digit Specification				System User				Special Unit	Index			Con- stant	Real Number	Charac- ter String	Pointer		
	X	Y	M	T	C	S	D□.b	KnX	KnY	KnM	KnS	T	C	D	R	U□\G□	V	Z	Modify	K	H	E	"□"	P
LDP	✓	✓	✓	✓	✓	✓	▲																	
LDF	✓	✓	✓	✓	✓	✓	▲																	
ANDP	✓	✓	✓	✓	✓	✓	▲																	
ANDF	✓	✓	✓	✓	✓	✓	▲																	
ORP	✓	✓	✓	✓	✓	✓	▲																	
ORF	✓	✓	✓	✓	✓	✓	▲																	


▲: This function is supported only in HCA8/HCA8CPLCs.

Explanation of function and operation

1. LDP, ANDP, and ORP instructions (initial logical operation of rising edge pulse, serial connection of rising edge pulse, and parallel connection of rising edge pulse)

Circuit program


List program



```

0000 LDP X000
0002 ORP X001
0004 OUT M0
0005 LD M8000
0006 ANDP X002
0008 OUT M1
    
```

Timing chart




In the example shown above, M0 or M1 is ON during only one operation cycle when X000 to X002 turn ON from OFF.

2. LDF, ANDF, and ORF instructions (initial logical operation of falling/trailing edge pulse, serial connection of falling/trailing edge pulse, and parallel connection of falling/trailing edge pulse)

Circuit program


List program



```

0000 LDF X000
0002 ORF X001
0004 OUT M0
0005 LD M8000
0006 ANDF X002
0008 OUT M1
    
```

Timing chart




In the example shown above, M0 or M1 is ON during only one operation cycle when X000 to X002 turn OFF from ON.

3. Bit specification of a data register (D)*1

A bit in data register (D) can be specified as a device used in LDP, LDF, ANDP, ANDF, ORP and ORF instructions.

Circuit program

List program



```
0000 LDP D0.3
0003 OUT Y000
```

When specifying a bit in data register, input "." after a data register (D) number, and then input a bit number (0 to F) consecutively.

Only 16-bit data registers are available.

Specify a bit number as "0, 1, 2, ... 9, A, B, ...F" from

the least significant bit.


Example: In the example shown on the left, LDP contact turns ON (becomes conductive) or OFF (becomes nonconductive) when the bit 3 of D0 turns ON or OFF.

*1. This function is supported only in HCA8/HCA8CPLCs. 4. Output drive side

The following two circuits offer a same operation:


<OUT instruction>

<Pulse instruction>




In each circuit, M6 is ON during only one operation cycle when X010 turns ON from OFF.

<Rising edge detection>



<Pulse instruction (applied instruction)>




In each circuit, MOV instruction is executed only once when X020 turns ON from OFF.

5. Differences in the operation caused by auxiliary relay (M) numbers


When an auxiliary relay (M) is specified as a device in LDP, LDF, ANDP, ANDF, ORP and ORF instructions, the operation varies depending on the device number range as shown in the figure below.

<M0 to M2799, M3072 to M7679>



After M0 is driven by X000, all contacts [1] to [4] corresponding to M0 are activated.

- The contacts [1] to [3] detect the rising edge of M0.
- Because of LD instruction, the contact [4] is conductive while M0 is ON



<M2800 to M3071>

From M2800 driven by X000, the program is divided into the upper block (block A) and the lower block (block B). In each of the blocks A and B, only the first contact which detects the rising or falling edge is activated.

Because of LD instruction, the contact in the block C is conductive while M2800 is ON.

By utilizing these characteristics, "transition of state by same signal" in a step ladder circuit can be efficiently programmed.

Cautions

1. Cautions when LDP, LDF, ANDP, ANDF, ORP, or ORF instruction programmed in a same step is executed two or more times within one operation cycle

When LDP, LDF, ANDP, ANDF, ORP or ORF instruction programmed in a same step is executed two or more times within one operation cycle, the following operation results:

Programs executed two or more times

- Program between FOR and NEXT instructions
- Program which executes a same subroutine program from two or more CALL instructions during one operation cycle
- Program which jumps to a label (P) in a smaller step number by CJ instruction

Operation

1) When a device turns ON from OFF

1st time: LDP, ANDP or ORP instruction turns ON.

2nd time and later: When the device status is same as the time when the instruction was executed last, the instruction turns OFF.

2) When a device turns OFF from ON

1st time: LDF, ANDF or ORF instruction turns ON.

2nd time and later: When the device status is same as the time when the instruction was executed last, the instruction turns OFF.

2. Cautions on write during RUN

1) Instructions for falling edge pulse

When write during RUN is completed for a circuit including an instruction for falling edge pulse (LDF, ANDF, or ORF instruction), the instruction for falling edge pulse is not executed without regard to the ON/ OFF status of the target device of the instruction for falling edge pulse.

When write during RUN is completed for a circuit including an instruction for falling edge pulse (PLF instruction), the instruction for falling edge pulse is not executed without regard to the ON/OFF status of the operation condition device.

It is necessary to set to ON the target device or operation condition device once and then set it to OFF for executing the instruction for falling edge pulse.

2) Instructions for rising edge pulse

When write during RUN is completed for a circuit including an instruction for rising edge pulse, the instruction for rising edge pulse is executed if a target device of the instruction for rising edge pulse or the operation condition device is ON.

Target instructions for rising edge pulse: LDP, ANDP, ORP, and pulse operation type applied instructions (such as MOV P)

Contact ON/OFF status (while write during RUN is executed)	Instruction for rising edge pulse	Instruction for falling edge pulse
OFF	Not executed	Not executed
ON	Executed*1	Not executed


*1. PLS instruction is not executed.

7.6 ORB

Outline

A circuit in which two or more contacts are connected in series is called serial circuit block.

1. Instruction format



2. Applicable devices

Instruction	Bit Devices							Word Devices							Others								
	System User							Digit Specification				System User			Special Unit	Index			Con-stant	Real Number	Charac-ter String	Pointer	
	X	Y	M	T	C	S	D□.b	KnX	KnY	KnM	KnS	T	C	D	R	U□\G□	V	Z	Modify	K	H	E	"□"
ORB	There are no applicable devices.																						

Explanation of function and operation

1. ORB instruction (parallel connection of multiple contact circuits)

When connecting serial circuit blocks in parallel, use LD or LDI instruction at the start of branch, and use


ORB instruction at the end of branch.

ORB instruction is an independent instruction not associated with any device number in the same way as

ANB instruction described later.

When there are many parallel circuits, ORB instruction can be used for each circuit block to connect them.

Circuit program



List program

Appropriate program		Inappropriate program
0000 LD X000		0000 LD X000
0001 AND X001		0001 AND X001
0002 LD X002		0002 LD X002
0003 AND X003		0003 AND X003
0004 ORB	←	0004 LDI X004
0005 LDI X004		0005 AND X005
0006 AND X005		0006 ORB ←
0007 ORB ←		0007 ORB ←
0008 OUT Y006		0008 OUT Y006

Caution

There is no limitation in the number of parallel circuits which can be connected by ORB instructions (in the case of appropriate program shown above).

Though ORB instructions can be used at one time, note that the repeated use of LD or LDI instruction is limited to 8 or less (in the case of inappropriate program shown above).

7.7 ANB



Outline

Use ANB instruction to connect a branch circuit (parallel circuit block) to the preceding circuit in series.

Use LD or LDI instruction at the start of branch. After completing a parallel circuit block, connect the parallel circuit block to the preceding circuit in series by ANB instruction.

When there are many parallel circuits, ANB instruction can be used in each circuit block to connect them

1. Instruction format

ANB	Basic Instruction	Mnemonic	Operation Condition
AND Block	1 step	ANB	 Continuous Operation  Pulse (Single) Operation


2. Applicable devices

Instruction	Bit Devices							Word Devices							Others								
	System User							Digit Specification				System User			Special Unit	Index		Con-stant	Real Number	Charac-ter String	Pointer		
	X	Y	M	T	C	S	D□.b	KnX	KnY	KnM	KnS	T	C	D	R	U□V□	V	Z	Modify	K	H	E	"□"
ANB	There are no applicable devices.																						

Explanation of function and operation

1. ANB instruction (serial connection of multiple parallel circuits)

Circuit program



List program

```

0000 LD X000
0001 OR X001
0002 LD X002 ← Branch start point
0003 AND X003
0004 LDI X004
0005 AND X005
0006 ORB ← Parallel block is completed.
0007 OR X006
0008 ANB ← It is connected to the
0009 OR X003 preceding circuit in series.
0010 OUT Y007
    
```

Caution

There is no limitation in the number of ANB instruction.

Though ANB instructions can be used at one time, note that the repeated use of LD or LDI instruction is limited to 8 or less in the same way as ORB instruction.

7.8 MPS, MRD, MPP

Outline

HCA8and HCA8CPLCs have 11 memories called "Stack" which store the intermediate result (ON or OFF) of operations.

1. Instruction format

Basic Instruction	Mnemonic	Operation Condition
MPS Memory Point Store	MPS	Continuous Operation
		Pulse (Single) Operation
MRD Memory Read	MRD	Continuous Operation
		Pulse (Single) Operation
MPP Memory POP	MPP	Continuous Operation
		Pulse (Single) Operation


2. Applicable devices

Instruction	Bit Devices							Word Devices							Others								
	System User							Digit Specification				System User			Special Unit	Index			Constant	Real Number	Character String	Pointer	
	X	Y	M	T	C	S	D□.b	KnX	KnY	KnM	KnS	T	C	D	R	U□\G□	V	Z	Modify	K	H	E	"□"
MPS	There are no applicable devices.																						
MRD	There are no applicable devices.																						
MPP	There are no applicable devices.																						

Explanation of function and operation

These instructions are convenient in programming branched multi-output circuits.


1. MPS, MRD, and MPP instructions (stores the current result of the internal PLC operations, reads the current result of the internal PLC operations, and pops (recalls and removes) the currently stored result)



```

0018 LD X004
0019 MPS
0020 AND X005
0021 OUT Y002
0022 MRD
0023 AND X006
0024 OUT Y003
0025 MRD
0026 OUT Y004
0027 MPP
0028 AND X007
0029 OUT Y005
0030 END

```



• Use

MPS instruction to store the intermediate result of operation, and then drive the output Y002.

- Use MRD instruction to read the stored data, and then drive the output Y003. MRD instruction can be programmed as many times as necessary.
- In the final output circuit, use MPP instruction instead of MRD instruction. MPP instruction reads the stored data described above, and then resets it.

Error

MPS instruction can be used two or more times.


However, the difference between number of MPS instructions and the number of MPP instructions should be 11 or less, and should be 0 at the end.

Program examples

1) Program example 1: One stack

Only one stack is used in this example

Circuit program




List program

```

0000 LD X000
0001 AND X001
0002 MPS
0003 AND X002
0004 OUT Y000
0005 MPP
0006 OUT Y001
0007 LD X003
0008 MPS
0009 AND X004
0010 OUT Y002
0011 MPP
0012 AND X005
0013 OUT Y003
0014 LD X006
0015 MPS
0016 AND X007
0017 OUT Y004
0018 MRD
0019 AND X010
0020 OUT Y005
0021 MRD
0022 AND X011
0023 OUT Y006
0024 MPP
0025 AND X012
0026 OUT Y007
    
```

2) Program example 2: One stack with ANB and ORB instructions

Circuit program




List program

```

0000 LD X000
0001 MPS
0002 LD X001
0003 OR X002
0004 ANB
0005 OUT Y000
0006 MRD
0007 LD X003
0008 AND X004
0009 LD X005
0010 AND X006
0011 ORB
0012 ANB
0013 OUT Y001
0014 MPP
0015 AND X007
0016 OUT Y002
0017 LD X010
0018 OR X011
0019 ANB
0020 OUT Y003
    
```

3) Program example 3: Two stacks

Circuit program



List program


```

0000 LD X000
0001 MPS
0002 AND X001
0003 MPS
0004 AND X002
0005 OUT Y000
0006 MPP
0007 AND X003
0008 OUT Y001
0009 MPP
0010 AND X004
0011 MPS
0012 AND X005
0013 OUT Y002
0014 MPP
0015 AND X006
0016 OUT Y003

```

4) Program example 4: Four stacks

Circuit program




List program

```

0000 LD X000
0001 MPS
0002 AND X001
0003 MPS
0004 AND X002
0005 MPS
0006 AND X003
0007 MPS
0008 AND X004
0009 OUT Y000
0010 MPP
0011 OUT Y001
0012 MPP
0013 OUT Y002
0014 MPP
0015 OUT Y003
0016 MPP
0017 OUT Y004

```



```

0000 LD X000
0001 OUT Y004
0002 AND X001
0003 OUT Y003
0004 AND X002
0005 OUT Y002
0006 AND X003
0007 OUT Y001
0008 AND X004
0009 OUT Y000

```

In programming a circuit on the upper side, it is necessary to MPS instruction three times. By changing the circuit on the upper side into the circuit on the lower side, the same contents can be programmed easily without MPS instruction.

7.9 MC, MCR

Outline

When MC instruction is executed, the bus line (LD or LDI point) is moved to a position after MC contact.

The bus line can be returned to the original position by MCR instruction.

By changing a device (Y or M) number, MC instruction can be used as many times as necessary. If a same device number is used twice, however, it results in the double coil operation in the same way as OUT instruction.

1. Instruction format

MC	<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="font-size: small;">Basic Instruction</th> <th style="font-size: small;">Mnemonic</th> <th style="font-size: small;">Operation Condition</th> </tr> </thead> <tbody> <tr> <td></td> <td style="text-align: center;">MC</td> <td> Continuous Operation</td> </tr> <tr> <td></td> <td style="text-align: center;">-</td> <td> Pulse (Single) Operation</td> </tr> </tbody> </table>	Basic Instruction	Mnemonic	Operation Condition		MC	Continuous Operation		-	Pulse (Single) Operation
Basic Instruction	Mnemonic	Operation Condition								
	MC	Continuous Operation								
	-	Pulse (Single) Operation								
Master Control										
MCR	<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="font-size: small;">Basic Instruction</th> <th style="font-size: small;">Mnemonic</th> <th style="font-size: small;">Operation Condition</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">2 steps</td> <td style="text-align: center;">MCR</td> <td> Continuous Operation</td> </tr> <tr> <td></td> <td style="text-align: center;">-</td> <td> Pulse (Single) Operation</td> </tr> </tbody> </table>	Basic Instruction	Mnemonic	Operation Condition	2 steps	MCR	Continuous Operation		-	Pulse (Single) Operation
Basic Instruction	Mnemonic	Operation Condition								
2 steps	MCR	Continuous Operation								
	-	Pulse (Single) Operation								
Master Control Reset										

→ For the number of steps of MC instruction, refer to Section 7.15.

2. Applicable devices

Instruction	Bit Devices								Word Devices								Others							
	System User								Digit Specification				System User				Special Unit	Index		Constant	Real Number	Character String	Pointer	
	X	Y	M	T	C	S	D□.b	KnX	KnY	KnM	KnS	T	C	D	R	U□\NG□	V	Z	Modify	K	H	E	"□"	P
MC		✓	▲																					
MCR	There are no applicable devices.																							

▲: Except special auxiliary relays (M)

Explanation of function and operation

1. MC and MCR instructions (denotes the start of a master control block and denotes the end of a master control block)

When MC instruction is executed, the bus line is moved to a position after MC contact.

Drive instructions connected to the bus line after MC contact execute each operation only when MC instruction is executed, and do not execute the operation when MC instruction is not executed.

In the program example below, the instructions from MC to MCR are executed as they are while the input X000 is ON.

However, while the input X000 is OFF, each driven device offers the following operation:


Timers (except retentive type timers) and devices driven by OUT instruction: Turn OFF.

Retentive type timers, counters and devices driven by SET/RST instruction: Hold the current

status.

The expressions of circuit programs used to explain operations are circuits (for reading or monitoring) of GX Developer.

Circuit program



List program

```


0000 LD X000
0001 MC N 0
      SP M100 ) Three-step instruction
0004 LD X001
0005 OUT Y000
0006 LD X002
0007 OUT Y001
0008 MCR N 0 ← Two-step instruction
  
```

← Write MCR N0 instruction.

Program examples

1) When the nesting structure is not adopted

Circuit program



List program

```

0000 LD X000
0001 MC N 0
      SP M100 ) Three-step instruction
0004 LD X001
0005 OUT Y000
0006 LD X002
0007 OUT Y001
0008 MCR N 0 ← Two-step instruction
  
```

← Return to the bus line ("N0" shows the nest level.)

← When not adopting the nesting structure, use "N0" again. There is no limitation in the number of "N0". Only in the nesting structure, increase the nest level "N" in the way "N0 → N1 ... N6 → N7" as shown in the example 2 on the next page.

2) When the nesting structure is adopted

When using MC instructions inside MC instruction, increase the nest level "N" in turn in the way "N0 → N1 → N2 → N3 → N4 → N5 → N6 → N7".

For returning from the nesting structure, reset the nest levels from the highest one in turn using


MCR

instruction in the way "N7 →N6 →N5 →N4 →N3 →N2 →N1 →N0".

For example, if "MCR N5" is programmed without programming "MCR N6" and "MCR N7", the nest level is returned to 5 at one time.

Available nest levels are from N0 to N7 (eight layers).

Circuit program




X002 and X004.

7.10 INV

Outline

1. Instruction Format

INV instruction inverts the operation result up to just before INV instruction, and does not require device number specification.




2. Applicable devices

Instruction	Bit Devices							Word Devices							Others								
	System User							Digit Specification				System User			Special Unit	Index			Constant	Real Number	Character String	Pointer	
	X	Y	M	T	C	S	D□.b	KnX	KnY	KnM	KnS	T	C	D	R	U□\G□	V	Z	Modify	K	H	E	"□"
INV	There are no applicable devices.																						

Explanation of function and operation

1. INV instruction (inverts the result of operations)


Circuit program



List program

```
0 LD X000
1 INV
2 OUT Y000
```

Timing chart




Operation result until just before INV instruction	Operation result after INV instruction is executed
OFF	ON
ON	OFF

↑
Inverted

In the figure above, Y000 turns ON when X000 is OFF, and Y000 turns OFF when X000 is ON. INV instruction can be used in a same position as serial contact instructions (AND, ANI, ANDP and ANDF). Different from LD, LDI, LDP and LDF instructions shown in the list, INV instruction cannot execute connection to bus lines. Different from OR, ORI, ORP and ORF instructions, INV instruction cannot be used independently in parallel to a contact instruction.

2. Operation range of INV instruction

When INV instruction is used in a complicated circuit containing ORB and ANB instructions, the operation range of INV instruction is as shown in the figure below:



INV instruction inverts the operation result after LD, LDI, LDP or LDF instruction located before INV instruction.

Accordingly, if INV instructions are used inside ORB and ANB instructions, blocks after LD, LDI, LDP or LDF instruction seen from each INV instruction are regarded as the target of INV operation.

7.11 MEP, MEF

Outline

MEP and MEF commands are instructions that change the operation results to pulses so that device numbers do not have to be specified.

1) MEP

The operation results up to the MEP instruction become conductive when the driving contacts turn ON from OFF.

The use of MEP instructions simplifies the process of changing driving contacts to pulses when multiple contact points connect in a series.

2) MEF

The operation results up to the MEF instruction become conductive when the driving contacts turn OFF from ON.

The use of MEF instructions simplifies the process of changing driving contacts to pulses when multiple contact points connect in a series.

1. Instruction format

MEP	<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: left;">Basic Instruction</th> <th style="text-align: left;">Mnemonic</th> <th style="text-align: left;">Operation Condition</th> </tr> </thead> <tbody> <tr> <td>1 step</td> <td>-</td> <td> Continuous Operation</td> </tr> <tr> <td></td> <td>MEP</td> <td> Pulse (Single) Operation</td> </tr> </tbody> </table>	Basic Instruction	Mnemonic	Operation Condition	1 step	-	Continuous Operation		MEP	Pulse (Single) Operation
Basic Instruction	Mnemonic	Operation Condition								
1 step	-	Continuous Operation								
	MEP	Pulse (Single) Operation								
MEF	<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: left;">Basic Instruction</th> <th style="text-align: left;">Mnemonic</th> <th style="text-align: left;">Operation Condition</th> </tr> </thead> <tbody> <tr> <td>1 step</td> <td>-</td> <td> Continuous Operation</td> </tr> <tr> <td></td> <td>MEF</td> <td> Pulse (Single) Operation</td> </tr> </tbody> </table>	Basic Instruction	Mnemonic	Operation Condition	1 step	-	Continuous Operation		MEF	Pulse (Single) Operation
Basic Instruction	Mnemonic	Operation Condition								
1 step	-	Continuous Operation								
	MEF	Pulse (Single) Operation								


2. Applicable devices

Instruction	Bit Devices								Word Devices								Others							
	System User								Digit Specification				System User				Special Unit	Index			Con-stant	Real Number	Charac-ter String	Pointer
	X	Y	M	T	C	S	D□.b		KnX	KnY	KnM	KnS	T	C	D	R	U□V□□	V	Z	Modify	K	H	E	"□"
MEP	There are no applicable devices.																							
MEF	There are no applicable devices.																							

Explanation of function and operation

1. MEP instruction (ON during rising edge of driving contacts results)

Circuit Program




List program

```


0 LD X000
1 AND X001
2 MEP
3 SET M0
    
```

Timing chart



2. MEF instruction (ON during falling edge of driving contacts results)

Circuit program




List program

```

0 LD X000
1 AND X001
2 MEF
3 SET M0
    
```

Timing chart



Caution

- MEP and MEF instructions may not operate normally if the indexed contact is modified and changed to pulses by sub-routine programs, the FOR and NEXT instructions, etc.
- As the MEP and MEF instructions operate using the operation results immediately before them, use at the list program as the AND instruction.

The MEP and MEF instructions cannot be used at the list program as LD or OR.

3. Caution on writing during RUN

1) Pulse command during rising edge of operation (MEP instruction) results

After writing to the circuit with MEP instructions during RUN, the MEP instruction result turns ON (conductive) while the operation results up to the MEP instruction are ON.

2) Pulse instruction during falling edge of operation (MEF command) results

After writing to the circuit with MEF instructions during RUN, the MEF instruction result turns OFF (nonconductive), regardless of the operation results up to the MEF instruction. The operation results of MEF instruction turns ON (conductive) when the operation results up to the MEF instruction turn OFF.

Operation Results up to MEP/MEF instruction (while writing is excuted during RUN)	MEP Instruction	MEF Instruction
OFF	OFF (non-conductive)	OFF (non-conductive)
ON	ON (conductive)	OFF (non-conductive)

Error

- There are no calculation errors in the MEP and MEF instructions

7.12 PLS, PLF

Outline


When PLS instruction is executed, an applicable device is activated during only one operation cycle after a drive input turns ON.

When PLF instruction is executed, an applicable device is activated during only one operation cycle after a drive input turns OFF.

For example, when PLC mode is changed in the way "RUN → STOP → RUN" while a drive input remains ON, "PLS M0" operates, but "PLS M600 (backed up by the battery against power failure)"

does not operate (when the PLC mode switches from STOP to RUN) because the status of M600 is latched even while the PLC is in the STOP mode.

1. Instruction format



→ For the number of instruction steps, refer to Section 7.15.

2. Applicable devices

Instruction	Bit Devices										Word Devices										Others			
	System User					Digit Specification					System User				Special Unit	Index		Constant	Real Number	Character String	Pointer			
	X	Y	M	T	C	S	D□.b	KnX	KnY	KnM	KnS	T	C	D	R	U□\G□	V	Z	Modify	K	H	E	"□"	P
PLS		✓	▲1																▲2					
PLF		✓	▲1																▲2					


▲1: Except special auxiliary relays (M)

▲2: This function is supported only in HCA8/HCA8CPLCs

Explanation of function and operation

1. PLS instruction (rising edge pulse)


Circuit program



List program

```
0000 LD X000
0001 PLS M 0
```

Timing chart



In the figure above, M0 is ON during only one operation cycle when X000 changes from OFF to ON.

2. PLF instruction (falling/trailing edge pulse)


Circuit program



List program

```
0000 LD X000
0001 PLF M 1
```

Timing chart




In the figure above, M1 is ON during only one operation cycle when X000 changes from ON to OFF.

3. Output drive side

The following two circuits cause a same operation.

<OUT instruction>


<PLS instruction>



In each case, M0 is ON during only one operation cycle when X000 changes from OFF to ON.

<PLS instruction>

<Pulse operation type applied instruction>



In each case, MOV instruction is executed only once when X000 changes from OFF to ON.

Caution

1. Cautions on write during RUN

1) Instructions for falling edge pulse

When write during RUN is completed for a circuit including an instruction for falling edge pulse (LDF, ANDF, or ORF instruction), the instruction for falling edge pulse is not executed without regard to the ON/ OFF status of the target device of the instruction for falling edge pulse.

When write during RUN is completed for a circuit including an instruction for falling edge pulse (PLF instruction), the instruction for falling edge pulse is not executed without regard to the ON/OFF status of the operation condition device.

It is necessary to set to ON the target device or operation condition device once and then set it to OFF for executing the instruction for falling edge pulse.

2) Instructions for rising edge pulse

When write during RUN is completed for a circuit including an instruction for rising edge pulse, the instruction for rising edge pulse is executed if a target device of the instruction for rising edge pulse or the operation condition device is ON.

Target instructions for rising edge pulse: LDP, ANDP, ORP, and pulse operation type applied instructions (such as MOVP)

Contact ON/OFF status (while write during RUN is executed)	Instruction for rising edge pulse	Instruction for falling edge pulse
OFF	Not executed	Not executed
ON	Executed*1	Not executed

*1. PLS instruction is not executed.

7.13 SET, RST

Outline

1) Setting a bit device (SET instruction (set bit device latch ON))

When the command input turns ON, SET instruction sets to ON an output relay (Y), auxiliary relay (M), state relay (S) and bit specification (D□b) of word device. Even if the command input turns OFF after that, the device which was set to ON by SET instruction remains ON.

2) Resetting a bit device (RST instruction (reset bit device OFF))

RST instruction resets an output relay (Y), auxiliary relay (M), state relay (S), Timer (T), counter (C) or bit specification (D□b) of a word device.

Use the RST instruction to reset (set to OFF) a device which was set to ON by SET instruction.

3) Clearing the present value of a word device (RST instruction reset bit device OFF)) RST instruction clears the current value of a timer (T), counter (C), data register (D), extension register (R) or index register (V)(Z). RST instruction can be used to clear to "0" the contents of a data register (D) or index register (V)(Z).

(The same result can be obtained by MOV instruction which transfers the constant K0.)

RST instruction can be used also to reset the current value and return the contact of retentive type timers T246 to T255. SET and RST instructions can be used for a same device as many times as necessary in an arbitrary order.

1. Instruction format

SET	<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: left;">Basic Instruction</th> <th style="text-align: left;">Mnemonic</th> <th style="text-align: left;">Operation Condition</th> </tr> </thead> <tbody> <tr> <td>SET</td> <td>SET</td> <td> Continuous Operation</td> </tr> <tr> <td>-</td> <td>-</td> <td> Pulse (Single) Operation</td> </tr> </tbody> </table>	Basic Instruction	Mnemonic	Operation Condition	SET	SET	Continuous Operation	-	-	Pulse (Single) Operation
Basic Instruction	Mnemonic	Operation Condition								
SET	SET	Continuous Operation								
-	-	Pulse (Single) Operation								
RST Reset	<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: left;">Basic Instruction</th> <th style="text-align: left;">Mnemonic</th> <th style="text-align: left;">Operation Condition</th> </tr> </thead> <tbody> <tr> <td>RST</td> <td>RST</td> <td> Continuous Operation</td> </tr> <tr> <td>-</td> <td>-</td> <td> Pulse (Single) Operation</td> </tr> </tbody> </table>	Basic Instruction	Mnemonic	Operation Condition	RST	RST	Continuous Operation	-	-	Pulse (Single) Operation
Basic Instruction	Mnemonic	Operation Condition								
RST	RST	Continuous Operation								
-	-	Pulse (Single) Operation								

→ For the number of instruction steps, refer to Section 7.15.

2. Applicable devices

Instruc-tion	Bit Devices							Word Devices										Others									
	System User							Digit Specification				System User				Special Unit	Index		Con-stant	Real Number	Charac-ter String	Pointer					
	X	Y	M	T	C	S	D□.b	KnX	KnY	KnM	KnS	T	C	D	R	U□IG□	V	Z	Modify	K	H	E	"□"	P			
SET	✓		▲1			▲2	▲3																	▲4			
RST	✓		▲1	✓	▲1	▲2	▲3					▲2	▲2	▲2	▲2					▲2	▲2			▲4			

▲1: Special auxiliary relays (M) and 32-bit counters (C) cannot be indexed with index registers (V and Z).

▲2: State relays (S) cannot be indexed with index registers (V and Z).

▲3: "D□.b" is available only in HCA8 and HCA8CPLCs. However, index modifiers (V and Z) are not available.

▲4: This function is supported only in HCA8/HCA8CPLCs.


Explanation of function and operation

SET instruction drives the coil for an output relay (Y), auxiliary relay (M), state relay (S) and bit specification of data register (D).

1. When using a bit device

SET instructions located in parallel can be used consecutively as many times as necessary. In the program example shown below, "RST Y000" after "SET Y000" corresponds to this usage.

Circuit program




List program

```

0 LD X000
1 SET Y000
2 LD X001
3 RST Y000
    
```


Timing chart



2. When using a word device (timer or counter)

Use RST instruction to reset a counter or retentive type timer.

1) Program example of an internal counter



C0 up-counts the number of turning ON from OFF at X011. When the counting result reaches the set value K10, the output contact C0 is activated. Even if X011 changes from OFF to ON after that, the current value of the counter remains unchanged and the output contact remains activated.


For clearing the counter and returning the output contact,

X010 is set to ON.

It is necessary to specify a constant K or data register number for indirect specification after OUT C instruction.

In the case of latched (battery backed) type counters, the current value and the operation status/reset status of the output contact are latched even after power failure

2) Program example of a high speed counter



For 1-phase 1-input counters C235 to C245, use special auxiliary relays M8235 to M8245 for specifying the counting direction. X010 in ON status: Specifies down counting. X010 in OFF status: Specifies up counting.

When X011 turns ON, the output contact of the counter C△△△ is returned and the current value of the counter C△△△ is reset to "0".

In counters with reset input (C241, C242 ...), the same situation is achieved by interrupt operation when the corresponding reset input turns ON, but any program is not required for this operation.

When X012 turns ON, turning ON/OFF of a counting input X000 to X005 determined according to the counter number is

counted.

In counters having start input (C244, C245 ...), counting is started only after the corresponding input turns ON.

When the current value of a counter increases and reaches the set value (K or contents of D), the output contact is set. When the current value decreases and reaches the set value, the output contact is reset.

As a contact driving the counting coil of a high speed counter, program a contact which is normally ON when high speed counting is executed.

If an input relay (X000 to X005) assigned for high speed counters is used for driving the counting coil, accurate counting cannot be achieved.

Cautions on using RST instruction for a jumped program, subroutine program or interrupt program
When RST instruction for a timer or counter is executed in a jumped program, subroutine program or interrupt program, the timer or counter may be kept in the reset status and the timer or counter may be disabled.

For details, refer to the following sections:


- For a jumped program, refer to Subsection 8.1.1.
- For a subroutine program, refer to Subsection 8.2.1.
- For an interrupt program, refer to Subsection 35.2.3.

3. Indexing*1

Devices used in SET and RST instructions can be indexed with index registers (V)(Z).

(State relays (S), special auxiliary relays (M), 32-bit counters, "D□b", and word devices cannot be indexed.)

Circuit program



List program

```
0000 LD X000
0001 SET Y000Z0
0004 LD X001
0005 RST Y000Z0
```

V0 to V7 and Z0 to Z7 are available for indexing.

When a used device is an input (X) or output (Y), the value of an index register (V or Z) is converted into octal, and then added.

Example: When Z0 is "20", Y024 turns ON or OFF.


*1. This function is supported only in

HCA8/HCA8CPLCs

4. Bit specification of a data register (D)*1

A bit in data register (D) can be specified as a device used in SET or RST instruction.

Circuit program



List program

```
0000 LD X000
0001 SET D0.3
0004 LD X001
0005 RST D0.3
```

When specifying a bit in data register, input "."

after a data register (D) number, and then input a bit number (0 to F) consecutively.

Only 16-bit data registers are available.

Specify a bit number as "0, 1, 2, ... 9, A, B, ... F" from the least significant bit.

Example: In the example shown on the left, when X000 turns ON once, the bit 3 of D0 turns ON. When X001 turns ON, the bit 3 of D0 turns OFF.

*1. This function is supported only in HCA8/HCA8CPLCs.

Caution

When SET and RST instructions are executed for an output relay (Y) in a same operation, the result of the instruction located nearest the END instruction (which specifies the end of program) is output.

Errors

- When an I/O number used in SET or RST instruction does not exist due to indexing, M8316 (Non-existing I/O specification error) turns ON.
- When the device number of a device (M, T or C) other than I/O used in SET or RST instruction does not exist due to indexing, an operation error (error code: 6706) occurs.

7.14 NOP

Outline

NOP instruction specifies no operation.


When a program is erased completely, all steps are replaced with NOP instructions.

When NOP instruction is located between general instructions, PLCs ignore NOP instruction.

If NOP instructions are put in the middle of a program, fluctuation of step numbers is minimized when the program is changed or added. But excessive program steps are required.

Note that circuits are considerably changed if already written instructions are replaced with NOP instructions.

1. Instruction format



2. Applicable devices

Instruc- tion	Bit Devices							Word Devices							Others								
	System User							Digit Specification				System User			Special Unit	Index		Con- stant	Real Number	Charac- ter String	Pointer		
	X	Y	M	T	C	S	D□.b	KnX	KnY	KnM	KnS	T	C	D	R	U□AG□	V	Z	Modify	K	H	E	"□"
NOP	There are no applicable devices.																						


Explanation of function and operation

1. NOP instruction (no operation or null step)

NOP instruction specifies no operation.

If NOP operation is written in the middle of a program, PLCs ignore it in executing the program.

When an existing program is replaced with NOP instructions, it means that former instructions are deleted.



7.15 END

Outline

END instruction specifies the end of a program.

(Do not write the END instruction in the middle of a program.)

1. Instruction format

END	END
END	END

Basic Instruction	Mnemonic	Operation Condition
1 step	END	Continuous Operation
-	-	Pulse (Single) Operation

2. Applicable devices

Instruc- tion	Bit Devices							Word Devices							Others								
	System User							Digit Specification				System User			Special Unit	Index			Con- stant	Real Number	Charac- ter String	Pointer	
	X	Y	M	T	C	S	D□.b	KnX	KnY	KnM	KnS	T	C	D	R	U□\G□	V	Z	Modify	K	H	E	"□"
END	There are no applicable devices.																						

Explanation of function and operation


1. END instruction (program end, I/O refresh and return to step 0)

PLCs repeat "input processing → program execution → output processing". When END instruction is written at the end of a program, PLCs immediately execute the output processing without executing steps after END instruction.

If END instruction is not written at the end of a program, PLCs execute the program until the final step, and then execute the output processing.

At the first execution after the PLC mode was changed from STOP to RUN, PLCs start from END instruction.

When END instruction is executed, the watchdog timer (which checks the operation cycle) is refreshed.



Caution

Do not write END instruction in the middle of a program.

When a program is transferred from a programming tool, all steps after END instruction are replaced with NOP (no operation) instructions.

7.16 Number of Instruction Steps and Specified Devices











The table below shows the number of steps of basic instructions. Available devices and device ranges vary depending on the PLC. For details of devices, refer to Chapter 4.

For ORB, ANB, MPS, MRD, MPP, MCR, INV, MEP, MEF, NOP and END instructions, refer to pages explaining these instructions.

Device		Instruction						
		LD, LDI, AND, ANI, OR, ORI	OUT	SET	RST	PLS, PLF	LDP, LDF, ANDP, ANDF, ORP, ORF	MC
Bit devices	X000 to X357	1	–	–	–	–	2	–
	Y000 to Y357	1	1	1	1	2	2	3
	M0 to M1535	1	1	1	1	2	2	3
	M1536 to M3583	2	2	2	2	2	2	3
	M3584 to M7679	3	3	3	3	3	3	4
	S0 to S1023	1	2	2	2	–	2	–
	S1024 to S4095	2	2	2	2	–	2	–
	T0 to T191, T200 to T245	1	3	–	2	–	2	–
	T192 to T199, T246 to T511	1	3	–	2	–	2	–
	C0 to C199	1	3	–	2	–	2	–
	C200 to C255	1	5	–	2	–	2	–
	Special auxiliary relays M8000 to M8255	1	2	2	2	–	2	–
Special auxiliary relays M8256 to M8511	2	2	2	2	–	2	–	
Bit devices with index	X000 to X357	3	–	–	–	–	–	–
	Y000 to Y357	3	3	3	3	3	–	–
	M0 to M7679	3	3	3	3	3	–	–
	T0 to T511	3	4	–	–	–	–	–
	S0 to S4095	–	–	–	–	–	–	–
	C0 to C199	3	4	–	3	–	–	–
	C200 to C255	–	–	–	–	–	–	–
	Special auxiliary relays M8000 to M8511	3	3	3	3	–	–	–
Word devices	D0 to D7999, Special data registers D8000 to D8511	–	–	–	3	–	–	–
	R0 to R32767	–	–	–	3	–	–	–
Word devices with index	D0 to D7999, Special data registers D8000 to D8511, R0 to R32767	–	–	–	–	–	–	–
Bit specification in word device	D□.b, Special auxiliary relays D□.b	3	3	3	3	–	3	–

8. Program Flow – FNC 00 to FNC 09

FNC 00 to FNC 09 provide instructions mainly related to control flow of sequence programs such as conditional program execution and priority processing.

FNC No.	Mnemonic	Symbol	Function	Reference
00	CJ		Conditional Jump	Section 8.1
01	CALL		Call Subroutine	Section 8.2
02	SRET		Subroutine Return	Section 8.3
03	IRET		Interrupt Return	Section 8.4
04	EI		Enable Interrupt	Section 8.5
05	DI		Disable Interrupt	Section 8.6
06	FEND		Main Routine Program End	Section 8.7
07	WDT		Watchdog Timer Refresh	Section 8.8
08	FOR		Start a FOR/NEXT Loop	Section 8.9
09	NEXT		End a FOR/NEXT Loop	Section 8.10



8.1 FNC 00 – CJ / Conditional Jump

Outline

CJ or CJP instruction jumps to a pointer (P); The sequence program steps between CJ or CJP instruction and the pointer are not executed.

CJ and CJP instructions reduce the cycle time, and allow programs with double coils.

1. Instruction format

FNC 00		16-bit Instruction		32-bit Instruction	
Mnemonic	Operation Condition	Mnemonic	Operation Condition	Mnemonic	Operation Condition
CJ	 Continuous Operation	–	–	–	–
CJP	 Pulse (Single) Operation	–	–	–	–

2. Set data

Operand type	Description	Data type
(Pn)	(FX3U/FX3UC : n = 0 to 4095, FX3G : n=0 to 2047) (P63 jumps to END instruction.)	Pointer number

3. Applicable devices


Oper- and Type	Bit Devices							Word Devices							Others								
	System User							Digit Specification				System User			Special Unit	Index		Con- stant	Real Number	Charac- ter String	Pointer		
	X	Y	M	T	C	S	D□.b	KnX	KnY	KnM	KnS	T	C	D	R	U□V□	V	Z	Modify	K	H	E	"□"
(Pn•)																		✓					✓

Explanation of function and operation


1. 16-bit operation (CJ and CJP)

While the command input is ON, CJ or CJP instruction executes a program with a specified label (pointer number).

1) In the case of CJ instruction



2) In the case of CJP instruction




Cautions

1. Relationship between the label input position and the list program


The figure below shows programming of a label.

When creating a circuit program, move the cursor to the left side of the bus line in the ladder diagram, and input a label (P) at the head of the circuit block.



2. Programming a label in a smaller number step than CJ instruction


A label can be programmed in a smaller number step than CJ instruction. However, note that a watchdog timer error occurs when the scan time exceeds 200 ms (default setting)



3. Jumping to one label from two or more CJ instructions


When the pointer number in operands is same and there is one label, the following operation is caused:

When X020 turns ON, the program execution jumps from CJ instruction corresponding to X020 to the label P9. When X020 turns OFF and X021 turns ON, the program execution jumps from CJ instruction corresponding to X021 to the label P9.



4. Using a label (P) two or more times


When a label number (including labels for CALL instructions described later) is used two or more times, an error is caused.



5. Label unnecessary for the pointer P63


The pointer P63 specifies jump to END step. Do not program P63.

If P63 is programmed, PLCs will display the error code 6507 (defective label definition) and stop.




6. When jumping to a pointer for subroutine

Any label cannot be shared by CALL instruction and CJ instruction.



7. Unconditional jump if the command contact is normally ON


Because M8000 is normally ON while a PLC is operating, unconditional jump is specified when M8000 is used in the following example:



Program example

1. When jump is necessary after the OFF processing

In one operation cycle after X023 changes to ON from OFF, CJ P7 instruction becomes valid. By using this method, jump can be executed after all outputs between CJ P7 instruction and the label P7 turn OFF.




8.1.1 CJ instruction and operations of contact and coil

In the program example shown below, when X000 turns ON, the program execution jumps from CJ instruction in the first circuit to the label P8.

While X000 is OFF, jump is not executed; The program is executed from the 1st step in turn, and then the program execution jumps from CJ instruction in the 11th circuit to the label P9.

Instructions skipped by jump are not executed.

1. Circuit example 1 for explaining operations



- Double coil operation of output Y001
While X000 is OFF, output Y001 is activated by X001. While X000 is ON, output Y001 is activated by X012. Even in a program divided by conditional jumps, if a same coil (Y000 in this case) is programmed two or more times within the jump area or outside the jump area, such a coil is handled as double coil.
- When the reset (RST) instruction for the retentive type timer T246 is located outside the jump area
Even if the counting coil (OUT T246) is jumped, reset (return of the contact and clearing of the current value) is valid.
- When the reset (RST) instruction for the counter C0 is located outside the jump area
Even if the counting coil is jumped, reset (return of the contact and clearing of the current value) is valid.
- Operation of the routine timers T192 to T199
A routine timer continues its operation even if it is jumped after the coil is driven, and the output contact is activated.


- Operation of the high speed counters C235 to C255

A high speed counter continues its operation even if it is jumped after the coil is driven, and the output contact is activated.

When each input changes during jump in the above program, each coil executes the following operation:

Classification	Contact status before jump	Coil operation during jump
Y, M, S (Y001, M1, S1)	X001, X002, X003 OFF	Y001, M1 and S1 turn OFF.
	X001, X002, X003 ON	Y001, M1 and S1 turn ON.
10 ms timer and 100 ms timer (T0)	X004 OFF	Timer is not activated.
	X004 ON	Counting is paused (, and is restarted after X000 turns OFF).
1 ms timer (T246)	X005 OFF	Timer is not activated.
	X006 OFF	The deactivation status is reset when X013 turns ON.
	X005 OFF X006 ON	Counting is continued (, and the contact is activated after X000 turns OFF).
Counter (C0)	X007 OFF	Counting is not activated.
	X010 OFF	The deactivation status is reset when X013 turns ON.
	X007 OFF X010 ON	Counting is paused (, and is restarted after X000 turns OFF).
Applied instruction (MOV)	X011 OFF	FNC instruction is not executed during jump.
	X011 ON	But instructions FNC 52 to FNC 58 continue their operations.

2. Circuit example 2 for explaining operations (when only an RST instruction for a timer or counter is jumped)




When X011 turns ON while the RST instruction for the counter C0 is operating (X010 is ON), the program execution jumps past the RST instruction due to the CJ (FNC 00) instruction. In this jump status, the counter C0 remains reset.

Accordingly, the current value of C0 remains "0"


even if X012 turns ON.

To clear this reset status, it is necessary to turn OFF the RST instruction for counter C0. (Refer to the program shown below.)


Timing chart



Program example for activating a timer and counter even during a jump



Timing chart





*1 In the same operation cycle as the reset, the reset status of counter C0 is cleared.

8.1.2 Relationship between master control instruction and jump instruction

The figure below shows the contents of operation and the relationship between the master control instruction.

Avoid using [2], [4] and [5] because the operation will be complicated.





Jump is enabled while M1 is ON.
 In circuits after jump, M2 is regarded as ON regardless of the actual ON/OFF status of M2.
 And the first MCR N 0 is ignored.

8.2 FNC 01 – CALL / Call Subroutine

Outline

This instruction calls and executes a program which should be processed commonly in a sequence program.

This instruction reduces the number of program steps, and achieves efficient program design.

For creating a subroutine program, FEND (FNC 06) and SRET (FNC 02) instructions are required.

1. Instruction format

FNC 01		16-bit Instruction	Mnemonic	Operation Condition	32-bit Instruction	Mnemonic	Operation Condition
CALL	P	3 steps	CALL	Continuous Operation		-	
			CALLP	Pulse (Single) Operation		-	

2. Set data

Operand type	Description	Data type
(Pn)	Pointer number (P) indicating the label number for the jump destination (FX3U/FX3UC : P0 to P62 and P64 to P4095, FX3G : P0 to P62 and P64 to P2047)	Pointer number

For the pointer (Pn) in the CALL instruction, P0 to P62 and P64 to P4095 can be specified in HCA8/HCA8C PLCs.

Because P63 is dedicated to CJ (FNC 00) instruction (for jump to END step), it cannot be used as a pointer for CALL (FNC 01) instruction.

3. Applicable devices

Oper- and Type	Bit Devices							Word Devices										Others					
	System User							Digit Specification				System User			Special Unit	Index			Con- stant	Real Number	Charac- ter String	Pointer	
	X	Y	M	T	C	S	D□.b	KnX	KnY	KnM	KnS	T	C	D	R	U□V□□	V	Z	Modify	K	H	E	"□"
(Pn)																		✓					✓

Explanation of function and operation


1. 16-bit operation

While the command input is ON, CALL instruction is executed and the program execution jumps to a step with a label (Pn).

Then, a subroutine program with the label (Pn) is executed.

When SRET (FNC 02) instruction is executed, the program execution returns to the step after CALL instruction.

- At the end of the main program, put FEND instruction.
- Put a label (P) for CALL instruction after FEND instruction.




Caution

1. Using a label (P) number two or more times


In CALL instructions, a same number can be used two or more times in operands (P).

However, do not use a label (P) and number used in another instruction (CJ instruction).



Program examples

1. Example of fundamental use (no nesting)



Main program


While X000 is ON, the program execution jumps to a step with the label P10.

Subroutine program

When SRET instruction is executed after the subroutine program has executed, the program execution returns to the original step +1.

2. Example of multiple CALL instructions in subroutines (multiple nesting)

CALL instruction can be used up to 4 times in subroutine programs. Nesting of up to five layers is allowed.



Main program

When X001 turns ON from OFF, the program execution jumps to the label P11 only once.

Subroutine program 1

When SRET instruction is executed, the program execution returns to the main program.

If X002 is ON while the subroutine program 1 is executed, the program execution jumps to a step with the label P12

Subroutine program 2

The subroutine program with P12 is executed, and then the program execution returns to the subroutine program with P11 by SRET instruction.

8.2.1 Cautions on subroutines and interrupt routines

This section explains cautions on creating programs in subroutines and interrupt routines.

The explanation below is given for subroutines, but the situation also applies to interrupt routines.

1. When using timers in subroutines (or interrupt routines)

Use retentive type timers T192 to T199 in subroutines.

These timers execute counting when the coil instruction or END instruction is executed.

After a timer reaches the set value, the output contact is activated when the coil instruction or END instruction is executed.

Because general timers execute counting only when the coil instruction is executed, they do not execute counting if they are used in subroutines in which the coil instruction is executed only under some conditions.

2. When using retentive type 1 ms timers in subroutines (or interrupt routines)

If a retentive type 1 ms timer is used in a subroutine, note that the output contact is activated when the first coil instruction (or subroutine) is executed after the timer reaches its set value.

3. Countermeasures against latches of devices used in subroutines (or interrupt routines)

Devices which were set to ON in a subroutine are latched in the ON status even after the subroutine is finished. (Refer to the program example shown below.)


When RST instruction for a timer or counter is executed, the reset status of the timer or counter is latched also.

For turning OFF such a device latched in the ON status or for canceling such a timer or counter latched in the reset status, reset such a device in the main program after the subroutine is finished, or program a sequence for resetting such a device or for deactivating RST instruction in the subroutine. (Refer to the program example shown on the next page.)


Example in which outputs are latched

In the following program example, the counter C0 is provided to count X001. When X000 is input, the subroutine P0 is executed only in one scan, and then the counter is reset and Y007 is output.

1) Program example




2) Timing chart




Example for resetting held outputs (countermeasures)

1) Program example



2) Timing chart



8.3 FNC 02 – SRET / Subroutine Return

Outline

This instruction returns the program execution from a subroutine to the main program.

1. Instruction format

FNC 02 SRET	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <th style="text-align: left; padding: 2px;">Independent Inst.</th> <th style="text-align: left; padding: 2px;">Mnemonic</th> <th style="text-align: left; padding: 2px;">Operation Condition</th> </tr> <tr> <td style="padding: 2px;">1 step</td> <td style="padding: 2px;">SRET</td> <td style="padding: 2px;"> Continuous Operation </td> </tr> </table>	Independent Inst.	Mnemonic	Operation Condition	1 step	SRET	Continuous Operation	<p>This instruction is the independent type, and does not require drive contact.</p>
Independent Inst.	Mnemonic	Operation Condition						
1 step	SRET	Continuous Operation						

2. Set data

Operand type	Description	Data type
-	There is no set data.	-

3. Applicable devices

Oper- and Type	Bit Devices							Word Devices							Others									
	System User							Digit Specification				System User			Special Unit	Index			Con- stant	Real Number	Charac- ter String	Pointer		
	X	Y	M	T	C	S	D□.b	KnX	KnY	KnM	KnS	T	C	D	R	U□	G□	V	Z	Modify	K	H	E	"□"
-	There are no applicable devices.																							

Explanation of function and operation

When CALL instruction in the main program is executed, the program execution jumps to a subroutine.

SRET instruction returns the program execution to the main routine.

→ Refer to Section 8.2

8.4 FNC 03 – IRET / Interrupt Return

Outline

This instruction returns the program execution from an interrupt routine to the main program.

1. Instruction format

FNC 03 IRET	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <th style="text-align: left; padding: 2px;">Independent Inst.</th> <th style="text-align: left; padding: 2px;">Mnemonic</th> <th style="text-align: left; padding: 2px;">Operation Condition</th> </tr> <tr> <td style="padding: 2px;">1 step</td> <td style="padding: 2px;">IRET</td> <td style="padding: 2px;"> Continuous Operation </td> </tr> </table>	Independent Inst.	Mnemonic	Operation Condition	1 step	IRET	Continuous Operation	<p>This instruction is the independent type, and does not require drive contact.</p>
Independent Inst.	Mnemonic	Operation Condition						
1 step	IRET	Continuous Operation						

2. Set data

Operand type	Description	Data type
-	There is no set data.	-

3. Applicable devices

Oper- and Type	Bit Devices							Word Devices							Others								
	System User							Digit Specification				System User			Special Unit	Index			Con- stant	Real Number	Charac- ter String	Pointer	
	X	Y	M	T	C	S	D□.b	KnX	KnY	KnM	KnS	T	C	D	R	U□\G□	V	Z	Modify	K	H	E	"□"
-	There are no applicable devices.																						

Explanation of function and operation

When an interrupt (input, timer or counter) is generated while the main program is executed, the program execution jumps to an interrupt (I) routine.

IRET instruction returns the program execution to the main routine.


The table below shows three types of jump to an interrupt routine.

1. Types of interrupt function

Function	Interrupt No.	Description	Reference
Input interrupt	I00* to I50*	Executes the interrupt processing when an input (X) signal turns ON or OFF.	Section 35.3 and Section 35.4
Timer interrupt	I6** to I8**	Executes the interrupt processing at a specified time interval (constant cycle).	Section 35.5
Counter interrupt*1	I010 to I060	Executes the interrupt processing when a high speed counter reaches it's set value.	Section 35.6

*1. This function is supported only in HCA8/HCA8CPLCs.

→ For the interrupt function, refer to Chapter 35.



Interrupts are usually disabled in PLCs.

Use EI instruction to enable interrupts.

When X000 turns ON while the main program is executed, instructions after the interrupt routine pointer I001 are executed, and the program execution returns to the original main program by IRET instruction.

The timer interrupt of the pointer I620 is executed every timer time of 20 ms, and the program execution is returned to the original main program by IRET instruction each time

The high speed counter interrupt of the pointer I010 is executed when the current value of a high speed counter becomes equivalent to a value specified by DHSCS (FNC 53) instruction.

The program execution returns to the original main program by IRET instruction

Make sure to program an interrupt pointer (I**) as a label after FEND instruction

8.5 FNC 04 – EI / Enable Interrupt

Outline

Interrupts are usually disabled in PLCs.

This instruction enables interrupts in PLCs.

Use this instruction for using the input interrupt, timer interrupt and counter interrupt functions.

1. Instruction format

<table border="1" style="width: 100%; text-align: center;"> <tr> <td style="width: 50%;">FNC 04</td> <td style="width: 50%;"></td> </tr> <tr> <td>EI</td> <td></td> </tr> </table>	FNC 04		EI		<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <th style="width: 20%;">Independent Inst.</th> <th style="width: 20%;">Mnemonic</th> <th style="width: 20%;">Operation Condition</th> <th style="width: 40%;"></th> </tr> <tr> <td style="text-align: center;">1 step</td> <td style="text-align: center;">EI</td> <td style="text-align: center;"> Continuous Operation</td> <td>This instruction is the independent type, and does not require drive contact.</td> </tr> </table>	Independent Inst.	Mnemonic	Operation Condition		1 step	EI	Continuous Operation	This instruction is the independent type, and does not require drive contact.
FNC 04													
EI													
Independent Inst.	Mnemonic	Operation Condition											
1 step	EI	Continuous Operation	This instruction is the independent type, and does not require drive contact.										

2. Set data

Operand type	Description	Data type
–	There is no set data.	–

3. Applicable devices

Oper- and Type	Bit Devices								Word Devices								Others							
	System User								Digit Specification				System User				Special Unit	Index			Con- stant	Real Number	Charac- ter String	Pointer
	X	Y	M	T	C	S	D□.b		KnX	KnY	KnM	KnS	T	C	D	R	U□G□	V	Z	Modify	K	H	E	"□"
–	There are no applicable devices.																							

Explanation of function and operation

EI instruction is the independent type, and does not require command (drive) contact.

→ For the interrupt function, refer to Chapter 35.

8.6 FNC 05 – DI / Disable Interrupt

1. Instruction format

<table border="1" style="width: 100%; text-align: center;"> <tr> <td style="width: 50%;">FNC 05</td> <td style="width: 50%;"></td> </tr> <tr> <td>DI</td> <td></td> </tr> </table>	FNC 05		DI		<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <th style="width: 20%;">Independent Inst.</th> <th style="width: 20%;">Mnemonic</th> <th style="width: 20%;">Operation Condition</th> <th style="width: 40%;"></th> </tr> <tr> <td style="text-align: center;">1 step</td> <td style="text-align: center;">DI</td> <td style="text-align: center;"> Continuous Operation</td> <td>This instruction is the independent type, and does not require drive contact.</td> </tr> </table>	Independent Inst.	Mnemonic	Operation Condition		1 step	DI	Continuous Operation	This instruction is the independent type, and does not require drive contact.
FNC 05													
DI													
Independent Inst.	Mnemonic	Operation Condition											
1 step	DI	Continuous Operation	This instruction is the independent type, and does not require drive contact.										

2. Set data

Operand type	Description	Data type
–	There is no set data.	–

3. Applicable devices

Oper- and Type	Bit Devices								Word Devices								Others							
	System User								Digit Specification				System User				Special Unit	Index			Con- stant	Real Number	Charac- ter String	Pointer
	X	Y	M	T	C	S	D□.b		KnX	KnY	KnM	KnS	T	C	D	R	U□G□	V	Z	Modify	K	H	E	"□"
–	There are no applicable devices.																							

Explanation of function and operation

DI instruction is the independent type, and does not require command (drive) contact.

→ For the interrupt function, refer to Chapter 35.

Cautions


Interrupts (requests) generated after DI instruction are processed after EI (FNC 04) instruction is executed.

8.7 FNC 06 – Main Routine Program End

Outline

This instruction indicates the end of the main program

1. Instruction format



2. Set data

Operand type	Description	Data type
–	There is no set data.	–

3. Applicable devices

Oper- and Type	Bit Devices								Word Devices								Others							
	System User				Digit Specification				System User				Special Unit	Index			Con- stant	Real Number	Charac- ter String	Pointer				
	X	Y	M	T	C	S	D□.b	KnX	KnY	KnM	KnS	T	C	D	R	U□\G□	V	Z	Modify	K	H	E	"□"	P
–	There are no applicable devices.																							


Explanation of function and operation

FEND instruction works in the same way as END instruction.


When FEND instruction is executed, output processing, input processing and watchdog timer refresh are executed, and then the program execution returns to the step 0.

FEND instruction is required in creating subroutine programs and interrupt programs.

1. In the case of CJ instruction



2. In the case of CALL instruction



Cautions

1. When FEND instruction is programmed two or more times
Put a subroutine program or interrupt routine program between last FEND instruction and END instruction.
2. When CALL or CALLP instruction is used
Put a label after FEND instruction. And the SRET instruction is required in every case.
3. When CALL or CALLP instruction is used
If FEND instruction is executed after CALL or CALLP instruction was executed and before SRET instruction is executed, an error is caused.
4. When FOR instruction is used
If FEND instruction is executed after FOR instruction was executed and before NEXT instruction is

executed, an error is caused.

5. When the interrupt function (I) is used



Make sure to program an interrupt label (pointer) after FEND instruction. And IRET instruction is required in every case.

8.8 FNC 07 – WDT / Watchdog Timer Refresh

Outline

This instruction refreshes the watchdog timer in a sequence program.

1. Instruction format

FNC 07 WDT	P	Independent Inst.	Mnemonic	Operation Condition
		1 step	WDT	 Continuous Operation
			WDTP	 Pulse (Single) Operation

2. Set data

Operand type	Description	Data type
-	There is no set data.	-


3. Applicable devices

Oper- and Type	Bit Devices							Word Devices							Others								
	System User							Digit Specification				System User			Special Unit	Index			Con- stant	Real Number	Charac- ter String	Pointer	
	X	Y	M	T	C	S	D□.b	KnX	KnY	KnM	KnS	T	C	D	R	U□\G□	V	Z	Modify	K	H	E	"□"
-	There are no applicable devices.																						

Explanation of function and operation

When the operation cycle (time until END or FEND instruction is executed after the step 0) of a PLC exceeds 200 ms, a watchdog timer error (indicating abnormal operation) occurs; The CPU error LED lights, and the PLC stops.

When the operation cycle is long, insert WDT instruction in the middle of the program to avoid the watchdog timer error.



Related device

Device	Name	Description
D8000	Watchdog timer time	Up to 32767 ms can be set in units of ms (initial value: 200 ms).

Cautions

1. When a watchdog timer error occurs

A watchdog timer error may occur in the following cases. To avoid the error, input a program shown below near the head step to extend the watchdog timer time, or shift FROM/TO instruction execution timing.

1) Caution when many special extension devices are connected

In such configuration that many special extension devices (such as positioning units, cam switches, analog units and link units) are connected, the buffer memory initialization time may become longer, thus the operation time may become longer, and a watchdog timer error may occur.

2) Caution when many FROM/TO instructions are driven at one time

When many FROM/TO instructions are executed or when many buffer memories are transferred, the scan time may become longer, and a watchdog timer error may occur.

3) Caution when there are many high speed counters (software counters)


When many high speed counters are provided and high frequency are counted at one time, the operation time may become longer, and a watchdog timer error may occur.

2. The watchdog timer time can be changed.

→ For details on changing watchdog timer time, refer to Subsection 36.2.2.

By overwriting the contents of D8000 (watchdog timer time), the watchdog timer detection time (initial value: 200 ms) can be changed.


By inputting the program shown below, the sequence program after this insertion is monitored by a new watchdog timer time.



Program examples


1. When the operation cycle is long and causes an error

For example, by dividing a program whose operation cycle is 240 ms into two portions and inserting WDT instruction between them, the operation cycle becomes less than 200 ms in both the former half portion and the latter half portion.




2. When a label (P) of CJ instruction is located in a step number smaller than the step number of CJ instruction

Put WDT instruction after the label (P).



If an input relay (X) is used as the command contact, input refresh is disabled, so the program execution cannot be returned from the area between P and CJ. As the command contact, use such device that can be set to OFF in a program being jumped

- When FOR/NEXT instruction is repeated many times
Put WDT instruction between FOR and NEXT instructions.



8.9 FNC 08 – FOR / Start a FOR/NEXT Loop

Outline

FOR instruction specifies the number of repetition of the loop between FOR and NEXT (FNC 09) instructions.

1. Instruction format

16-bit Instruction	Mnemonic	Operation Condition	32-bit Instruction	Mnemonic	Operation Condition
FNC 08 FOR	FOR	Continuous Operation			

2. Set data

Operand type	Description	Data type
(S•)	Number of repetition of the loop between FOR and NEXT instructions [(S•) = K1 to K32767] (A value from -32768 to 0 is handled as "1".)	16-bit binary

3. Applicable devices

Oper- and Type	Bit Devices						Word Devices								Others									
	System User						Digit Specification				System User				Special Unit	Index		Con- stant	Real Number	Charac- ter String	Pointer			
	X	Y	M	T	C	S	D□.b	KnX	KnY	KnM	KnS	T	C	D	R	U□V□G□	V	Z	Modify	K	H	E	"□"	P
(S•)								✓	✓	✓	✓	✓	✓	✓	✓	▲	✓	✓	✓	✓	✓			

▲: This function is supported only in HCA8/HCA8CPLCs.

Explanation of function and operation

→ For details, refer to NEXT (FNC 09) instruction.

Related instruction

FOR instruction and NEXT (FNC 09) instruction are set as a pair in programming

8.10 FNC 09 – NEXT / End a FOR/NEXT Loop

Outline

NEXT instruction specifies the end position of the loop.

1. Instruction format

FNC 09 NEXT	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <th style="text-align: left;">Independent Inst.</th> <th style="text-align: left;">Mnemonic</th> <th style="text-align: left;">Operation Condition</th> </tr> <tr> <td style="text-align: center;">1 step</td> <td style="text-align: center;">NEXT</td> <td style="text-align: center;"> Continuous Operation </td> </tr> </table> <p style="font-size: small;">This instruction is the independent type, and does not require drive contact.</p>	Independent Inst.	Mnemonic	Operation Condition	1 step	NEXT	Continuous Operation
Independent Inst.	Mnemonic	Operation Condition					
1 step	NEXT	Continuous Operation					

2. Set data

Operand type	Description	Data type
-	There is no set data.	-


3. Applicable devices

Oper- and Type	Bit Devices								Word Devices							Others							
	System User								Digit Specification				System User			Special Unit	Index			Con- stant	Real Number	Charac- ter String	Pointer
	X	Y	M	T	C	S	D□.b	KnX	KnY	KnM	KnS	T	C	D	R	U□G□	V	Z	Modify	K	H	E	"□"
-	There are no applicable devices.																						

Explanation of function and operation

The loop between FOR and NEXT instructions is repeated "n" times (which is specified by the source data).

After the loop is repeated by the specified number of times, steps after NEXT instruction are executed.




Related instruction

NEXT instruction and FOR (FNC 08) instruction are set as a pair in programming.

Caution

- Limitation in the number of nesting
FOR-NEXT loop can be nested up to 5 levels



Errors

1. Watchdog timer error

When FOR-NEXT loop is repeated many times, the operation cycle (D8010) is too long, and a watchdog timer error may occur. In such a case, change the watchdog timer time or reset the watchdog timer.


→ For details on changing the watchdog timer time, refer to Subsection 36.2.2.

→ For resetting the watchdog timer, refer to WDT (FNC 07) instruction


2. Examples of wrong programs

The following programs are regarded as errors


When NEXT instruction is located before FOR instruction




When NEXT instruction does not exist



When number of FOR instructions is not equivalent to the number of NEXT instructions




When NEXT instruction is located after FEND or END instruction













Program example

1. Program with three FOR-NEXT loops



9. Move and Compare – FNC 10 to FNC 19

FNC 10 to FNC 19 provide fundamental data processing instructions such as data transfer and data comparison which are regarded as most important in applied instructions.

FNC No.	Mnemonic	Symbol	Function	Reference
10	CMP		Compare	Section 9.1
11	ZCP		Zone Compare	Section 9.2
12	MOV		Move	Section 9.3
13	SMOV		Shift Move	Section 9.4
14	CML		Complement	Section 9.5
15	BMOV		Block Move	Section 9.6
16	FMOV		Fill Move	Section 9.7
17	XCH		Exchange	Section 9.8
18	BCD		Conversion to Binary Coded Decimal	Section 9.9
19	BIN		Conversion to Binary	Section 9.10

9.1 FNC 10 – CMP / Compare



Outline

This instruction compares two values, and outputs the result (smaller, equal or larger) to bit devices (3 points).

→ For the contact comparison instruction, refer to Chapter 28.

→ For floating point comparison, refer to Section 18.1.

1. Instruction format

FNC 10		16-bit Instruction		32-bit Instruction	
D	P	Mnemonic	Operation Condition	Mnemonic	Operation Condition
		CMP	Continuous Operation	DCMP	Continuous Operation
		CMPP	Pulse (Single) Operation	DCMPP	Pulse (Single) Operation
		7 steps		13 steps	

2. Set data

Operand Type	Description	Data Type
(S1)	Data or device number handled as comparison value	16- or 32-bit binary
(S2)	Date or device number handled as comparison source	16- or 32-bit binary
(D)	Head bit device number to which comparison result is output	Bit

3. Applicable devices

Oper- and Type	Bit Devices							Word Devices										Others								
	System User							Digit Specification				System User				Special Unit		Index				Con- stant		Real Number	Charac- ter String	Pointer
	X	Y	M	T	C	β	D□.b	KnX	KnY	KnM	KnS	T	C	D	R	U□V□	□	V	Z	Modify	K	H	E	"□"	P	
(S1•)							✓	✓	✓	✓	✓	✓	✓	✓	▲2	✓	✓	✓	✓	✓	✓					
(S2•)							✓	✓	✓	✓	✓	✓	✓	✓	▲2	✓	✓	✓	✓	✓	✓					
(D•)	✓	✓				▲1													✓							

▲1: "D□.b" is available only in HCA8 and HCA8CPLCs. However, index modifiers (V and Z) are not available.

▲2: This function is supported only in HCA8/HCA8CPLCs.



Explanation of function and operation

1. 16-bit operation (CMP and CMPP)

The comparison value (S1•) and the comparison source (S2•) are compared with each other.

According to the result (smaller, equal or larger), either one among (D•), (D•)+1 and (D•)+2 turns ON.

- The source data (S1•) (S2•) are handled as binary values.
- Comparison is executed algebraically. Example: $-10 < 2$




Even if the command input turns OFF and CMP instruction is not executed (D•), (D•)+1 and (D•)+2 latch the status just before the command input turns OFF from ON.

2. 32-bit operation (DCMP and DCMPP)

The comparison value [(S1•)+1, (S1•)] and the comparison source [(S2•)+1, (S2•)] are compared with each other. According to the result (smaller, equal or larger), either one among (D•), (D•)+1 and (D•)+2 turns ON.

- The source data [(S1•)+1, (S1•)] [(S2•)+1, (S2•)] are handled as binary values.
- Comparison is executed algebraically. Example: $-125400 < 22466$




Caution

1. Number of occupied devices

From the device specified as $(D \bullet)$, three devices are occupied. Make sure not to use those devices in another control


Program examples

1. When comparing the current value of a counter




If it is necessary to clear the comparison result when the instruction is not executed, add the following contents under the above program.

1) RST instruction



2) ZRST instruction



9.2 FNC 11 – ZCP / Zone Compare

Outline

This instruction compares two values (zone) with the comparison source, and outputs the result (smaller, equal or larger) to bit devices (3 points).

→ For the contact comparison instruction, refer to Chapter 28.

→ For floating point comparison, refer to Section 18.2.

1. Instruction format

FNC 11		Mnemonic		Operation Condition	
D	ZCP	ZCP	Continuous Operation		Continuous Operation
P	ZCPP	ZCPP	Pulse (Single) Operation		Pulse (Single) Operation

32-bit Instruction		Mnemonic		Operation Condition	
9 steps		DZCP	Continuous Operation		Continuous Operation
17 steps		DZCPP	Pulse (Single) Operation		Pulse (Single) Operation

2. Set data

Operand Type	Description	Data Type
(S1•)	Data or device number handled as lower comparison value	16- or 32-bit binary
(S2•)	Data or device number handled as upper comparison value	16- or 32-bit binary
(S•)	Data or device number handled as comparison source	16- or 32-bit binary
(D•)	Head bit device number to which comparison result is output	Bit

3. Applicable devices

Oper- and Type	Bit Devices							Word Devices										Others						
	System User							Digit Specification				System User				Special Unit	Index		Con-stant	Real Number	Charac-ter String	Pointer		
	X	Y	M	T	C	S	D□.b	KnX	KnY	KnM	KnS	T	C	D	R	U□V□G□	V	Z	Modify	K	H	E	"□"	P
(S1•)							✓	✓	✓	✓	✓	✓	✓	✓	▲2	✓	✓	✓	✓	✓				
(S2•)							✓	✓	✓	✓	✓	✓	✓	✓	▲2	✓	✓	✓	✓	✓				
(S•)							✓	✓	✓	✓	✓	✓	✓	✓	▲2	✓	✓	✓	✓	✓				
(D•)	✓	✓				✓	▲1											✓						

▲1: "D□.b" is available only in HCA8 and HCA8CPLCs. However, index modifiers (V and Z) are not available.


▲2: This function is supported only in HCA8/HCA8CPLCs.

Explanation of function and operation

1. 16-bit operation (ZCP and ZCPP)

The lower comparison value (S1•) and upper comparison value (S2•) are compared with the comparison source (S•). According to the result (smaller, within zone or larger), either one among (D•), (D•)+1 and (D•)+2 turns ON.

- Comparison is executed algebraically. Example: $-10 < 2 < 10$




Even if the command input turns OFF and ZCP instruction is not executed, (D) , $(D)+1$ and $(D)+2$ latch the status just before the command input turns OFF from ON.

2. 32-bit operation (DZCP and DZCPP)

The lower comparison value $[(S1)+1, (S1)]$ and upper comparison value $[(S2)+1, (S2)]$ are compared with the comparison source $[(S)+1, (S)]$. According to the result (smaller, within zone or larger), either one among (D) , $(D)+1$ and $(D)+2$ turns ON.

- Comparison is executed algebraically. Example: $-125400 < 22466 < 1015444$



Even if the command input turns OFF and ZCP instruction is not executed, (D) , $(D)+1$ and $(D)+2$ latch the status just before the command input turns OFF from ON.

Cautions


1. Number of occupied devices

From the device specified as (D) , three devices are occupied. Make sure not to use devices used in another control.


2. Upper comparison value and lower comparison value

The lower comparison value $(S1)$ should be smaller than the upper comparison value $(S2)$.

- 1) When the lower comparison value $(S1)$ is smaller than the upper comparison value $(S2)$.



2) When the lower comparison value (S1) is larger than the upper comparison value (S2).



9.3 FNC 12 – MOV / Move

Outline

This instruction transfers (copies) the contents of a device to another device.

1. Instruction format

FNC 12		16-bit Instruction		Mnemonic	Operation Condition	32-bit Instruction		Mnemonic	Operation Condition
D	MOV	P	5 steps	MOV MOVP	Continuous Operation Pulse (Single) Operation	9 steps	DMOV DMOVP	Continuous Operation Pulse (Single) Operation	

2. Set data

Operand Type	Description	Data Type
(S)	Transfer source data or device number storing data	16- or 32-bit binary
(D)	Transfer destination device number	16- or 32-bit binary

3. Applicable devices

Oper- and Type	Bit Devices							Word Devices										Others					
	System User							Digit Specification				System User				Special Unit	Index		Con- stant	Real Number	Charac- ter String	Pointer	
	X	Y	M	T	C	S	D□.b	KnX	KnY	KnM	KnS	T	C	D	R	U□\G□	V	Z	Modify	K	H	E	"□"
(S)							✓	✓	✓	✓	✓	✓	✓	✓	▲	✓	✓	✓	✓	✓			
(D)								✓	✓	✓	✓	✓	✓	✓	▲	✓	✓	✓					


▲: This function is supported only in HCA8/HCA8CPLCs.

Explanation of function and operation

1. 16-bit operation (MOV and MOVP)




The contents of the transfer source (S•) are transferred to the transfer destination (D•).

- While the command input is OFF, the transfer destination (D•) does not change.
- When a constant (K) is specified as the transfer source (S•), it is automatically converted into binary.






When specifying digits of a bit device (K1X000 → K1Y000)

The bit device transfers a maximum of 16 points (multiple of 4)



When a word device is specified


The word device transfers 1 point.




2. 32-bit operation (DMOV and DMOVP)

The contents of the transfer source [(S•)+1, (S•)] are transferred to the transfer destination [(D•)+1, (D•)].


- While the command input is OFF, the transfer destination (D•) does not change.
- When a constant (K) is specified as the transfer source [(S•)+1, (S•)], it is automatically converted into binary.



When specifying digits of a bit device (K8X000 → K8Y000)
 The bit device transfers a maximum of 32 points (multiple of 4)




When a word device is specified
 The word device transfers 1 point.



Program examples


1. When reading the current value of a timer and counter



2. When indirectly specifying the set value of a timer or counter


As the set value of the timer T20, two values can be specified by turning ON or OFF the switch X002.

For specifying more than two set values, more than one switch is required.




3. When transferring a bit device

The program written by basic instructions shown on the right can be expressed using MOV instruction as shown below.



4. When transferring 32-bit data

Make sure to use DMOV instruction for transferring the operation result of an applied instruction (such as MUL) whose operation result is output in 32 bits, and for transferring a 32-bit numeric value or transferring the current value of a high speed counter (C235 to C255) which is a 32-bit device.



9.4 FNC 13 – SMOV / Shift Move

Outline

This instruction distributes and composes data in units of digit (4 bits).

1. Instruction format

FNC 13 SMOV	P	16-bit Instruction	Mnemonic	Operation Condition	32-bit Instruction	Mnemonic	Operation Condition
		11 steps	SMOV	Continuous Operation		-	
			SMOVP	Pulse (Single) Operation		-	

2. Set data

Operand Type	Description	Data Type
(S•)	Word device number storing data whose digits will be moved	16-bit binary
m1	Head digit position to be moved	16-bit binary
m2	Number of digits to be moved	16-bit binary
(D•)	Word device number storing data whose digits are moved	16-bit binary
n	Head digit position of movement destination	16-bit binary

3. Applicable devices

Oper- and Type	Bit Devices							Word Devices										Others						
	System User							Digit Specification				System User			Special Unit	Index			Con-stant		Real Number	Charac-ter String	Pointer	
	X	Y	M	T	C	S	D□.b	KnX	KnY	KnM	KnS	T	C	D	R	U□V□□	V	Z	Modify	K	H	E	"□"	P
(S•)								✓	✓	✓	✓	✓	✓	✓	✓	▲	✓	✓	✓					
m1																				✓	✓			
m2																				✓	✓			
(D•)									✓	✓	✓	✓	✓	✓	✓	▲	✓	✓	✓					
n																				✓	✓			

▲: This function is supported only in HCA8/HCA8CPLCs.


Explanation of function and operation

1. 16-bit operation (SMOV and SMOVP)

The contents of the transfer source (S•) and transfer destination (D•) are converted into 4-digit BCD (0000 to 9999) respectively. "m2" digits starting from "m1"th digit are transferred (composed) to the transfer destination (D•) starting from "n"th digit, converted into binary, and then stored to the transfer destination (D•).

- While the command input is OFF, the transfer destination (D•) does not change.
- When the command input turns ON, only the specified digits in the transfer destination (D•) are changed.


The transfer source (S•) and unspecified digits in the transfer destination (D•) do not change.



2. Extension function


When M8168 is set to ON first and then SMOV instruction is executed, conversion from binary to BCD is not executed.

Data is moved in units of 4 bits.



Program example

The data on three-digit digital switches are composed, and stored as binary data to D2.



9.5 FNC 14 – CML / Complement

Outline

This instruction inverts data in units of bit, and then transfers (copies) the inverted data.

1. Instruction format

16-bit Instruction		Mnemonic	Operation Condition	32-bit Instruction		Mnemonic	Operation Condition
D	FNC 14 CML	P	5 steps	CML	Continuous Operation	DCML	Continuous Operation
				CMLP	Pulse (Single) Operation	DCMLP	Pulse (Single) Operation

2. Set data

Operand Type	Description	Data Type
(S•)	Data to be inverted or word device number storing data	16- or 32-bit binary
(D•)	Word device number storing inverted data	16- or 32-bit binary

3. Applicable devices

Oper- and Type	Bit Devices							Word Devices							Others								
	System User							Digit Specification				System User			Special Unit	Index		Con- stant	Real Number	Charac- ter String	Pointer		
	X	Y	M	T	C	S	D□.b	KnX	KnY	KnM	KnS	T	C	D	R	U□V□G□	V	Z	Modify	K	H	E	"□"
(S•)							✓	✓	✓	✓	✓	✓	✓	✓	▲	✓	✓	✓	✓	✓			
(D•)								✓	✓	✓	✓	✓	✓	✓	▲	✓	✓	✓					



▲: This function is supported only in HCA8/HCA8CPLCs.

Explanation of function and operation

1. 16-bit operation (CML and CMLP)

Each bit of a device specified as $(S \cdot)$ is inverted (from 0 to 1 or from 1 to 0), and then transferred to $(D \cdot)$.



- When a constant (K) is specified as $(S \cdot)$, it is automatically converted into binary.
- This operation is useful when a logically inverted output is required as an output from a PLC.



2. 32-bit operation (DCML and DCMLP)

Each bit of devices specified as $[(S \cdot) + 1, (S \cdot)]$ is inverted (from 0 to 1 or from 1 to 0), and then transferred to $[(D \cdot) + 1, (D \cdot)]$.


- When a constant (K) is specified as $[(S \cdot) + 1, (S \cdot)]$ it is automatically converted into binary..
- This operation is useful when a logically inverted output is required as an output from a PLC.




Program examples

1. When receiving an inverted input

The sequence program shown below can be written by CML instruction.



2. When four bits are specified for a device with digit specification



9.6 FNC 15 – BMOV / Block Move

Outline

This instruction transfers (copies) a specified number of data at one time.

1. Instruction format

FNC 15 BMOV		16-bit Instruction	Mnemonic	Operation Condition	32-bit Instruction	Mnemonic	Operation Condition
	P	7 steps	BMOV BMOVP	Continuous Operation Pulse (Single) Operation		- -	

2. Set data

Operand Type	Description	Data Type
(S)	Transfer source data or device number storing data	16-bit binary
(D)	Transfer destination device number	16-bit binary
n	Number of transferred points (including file registers) [n ≤ 512]	16-bit binary

3. Applicable devices


Oper- and Type	Bit Devices							Word Devices								Others								
	System User							Digit Specification				System User				Special Unit		Index		Con- stant	Real Number	Charac- ter String	Pointer	
	X	Y	M	T	C	S	D□.b	KnX	KnY	KnM	KnS	T	C	D	R	U□\G□	V	Z	Modify	K	H	E	"□"	P
(S•)							✓	✓	✓	✓	✓	✓	✓	✓	▲			✓						
(D•)								✓	✓	✓	✓	✓	✓	✓	▲			✓						
n													✓						✓	✓				

▲: This function is supported only in HCA8/HCA8CPLCs.

Explanation of function and operation


BMOV instruction transfers "n" points of data from (S•) to (D•) at one time.

- If the device number range is exceeded, data is transferred within the possible range.




Transfer is enabled even if the transfer number range is overlapped.

To prevent overwriting before transfer of source data, data is automatically transferred in the order "[1] → [2] → [3]" according to the number overlap status.



Extension function (bi-directional transfer function)


By controlling the direction inverse flag M8024*1 for BMOV (FNC 15) instruction, data can be transferred in two directions in one program.



*1. M8024 is cleared when the PLC mode is changed from RUN to STOP.

Caution

When specifying digits of bit devices, specify a same number of digits for (S•) and (D•).



9.6.1 Function of transfer between file registers and data registers

BMOV (FNC 15) instruction has a special function for file registers (D1000 and later).

→ For details on file registers, refer to Section 4.8.

1. What are file registers

By parameter setting, D1000 to D7999 can be handled as file registers, and written to and read from the program memory area.

1) Outline of setting

File registers (D1000 to D7999) do not exist in the initial status. They are valid only when some number of file registers are secured by parameter setting in a programming tool.

2) Number of file registers

In parameter setting, set 500 file registers as 1 block.

1 to 14 blocks (each of which has 500 file registers) can be set.


1 block occupies 500 steps in the program memory area.

3) Difference between BMOV (FNC 15) instruction and other instructions

The table below shows the difference between BMOV (FNC 15) instruction and other instructions with regard to file registers (D1000 and later).

Instruction	Contents of transfer	Remarks
BMOV instruction	Can read from and write to the file register area [A] inside the program memory.	-
Other applied instructions	Can read from and write to the data register area [B] inside the program memory in the same way as general data registers.	Because the data register area [B] is provided inside the system RAM in PLCs, its contents can be arbitrarily changed without regard to the memory cassette format

When restoring the power, data registers set as file registers are automatically copied from the file register area [A] to the data register area [B].



2. Cautions on use

1) When updating the contents of a file register with a same number (same-number update mode), make sure that the file register number is equivalent between (S) and (D) .

2) When using file registers in the same-number update mode, make sure that the number of transfer points specified by "n" does not exceed the file register area.

3) If the file register area is exceeded while file registers are used in the same-number update mode, an operation error (M8067) is caused and the instruction is not executed.

4) In the case of indexing (in the same-number update mode)

When (S) and (D) are indexing with index, the instruction is executed if the actual device number is within the file register area and the number of transfer points does not exceed the file register area.

5) Handling of the memory cassette

When changing the contents of file registers secured inside the memory cassette, confirm the following conditions:

- Set the protect switch of the memory cassette to OFF.

- It takes 66 to 132 ms to write data to one serial block (500 points) in the memory cassette (flash memory). It takes 80 ms to write data to one serial block (500 points) in the memory cassette (EEPROM).

Execution of the program is paused during this period. Because the watchdog timer is not refreshed at this time, it is necessary to take proper countermeasures such as insertion of WDT instruction in a user program.

6) Allowable number of times of writing to the memory

Data can be written to the memory cassette up to 10,000 times.

When a continuous operation type instruction is used for data writing in a program, data is written to the memory in every operation cycle of the PLC. To prevent this, make sure to use a pulse operation type instruction (BMOV).


7) File register operation

File registers are secured inside the built-in memory or memory cassette.

Different from general data registers, file registers can be read and written only by peripheral equipment or BMOV (FNC 15) instruction.


8) If a file register is not specified as the destination in BMOV (FNC 15) instruction, the file register is not accessed.

a) Outline of memory operation



b) Program example

When X000 is set to ON, the data register area [B] is read.



A file register can be specified as **(D•)**. But if a same number with **(S•)** is specified, the samenumber register update mode is selected.

However, even if a file register having different number is specified for **(S•)** and **(D•)** respectively, data cannot be transferred from the fileregister area to another file register area. In such a case, read the contents of a file register specified as **(S•)** in the same-number register update mode to the data register area [B] once, and then write the data.

→ For the same-number register update mode offile registers, refer to Subsection 4.8.2.

9.7 FNC 16 – FMOV / Fill Move

Outline

This instruction transfers same data to specified number of devices.

1. Instruction format

FNC 16		16-bit Instruction		32-bit Instruction	
D	P	Mnemonic	Operation Condition	Mnemonic	Operation Condition
		FMOV	Continuous Operation	DFMOV	Continuous Operation
		FMOV P	Pulse (Single) Operation	DFMOV P	Pulse (Single) Operation
		7 steps		13 steps	

2. Set data

Operand Type	Description	Data Type
(S•)	Transfer source data or device number storing data	16- or 32-bit binary
(D•)	Head word device number of transfer destination (Same data is transferred from the transfer source at one time.)	16- or 32-bit binary
n	Number of transfer points [K1 ≤ n ≤ K512, H1 ≤ n ≤ H1FF]	16-bit binary

3. Applicable devices

Oper- and Type	Bit Devices							Word Devices										Others								
	System User							Digit Specification				System User				Special Unit		Index				Con- stant		Real Number	Charac- ter String	Pointer
	X	Y	M	T	C	S	D□.b	KnX	KnY	KnM	KnS	T	C	D	R	U□\G□	V	Z	Modify	K	H	E	"□"	P		
(S•)								✓	✓	✓	✓	✓	✓	✓	✓	▲	✓	✓	✓	✓	✓					
(D•)									✓	✓	✓	✓	✓	✓	✓	▲			✓							
n																			✓	✓						


▲: This function is supported only in HCA8/HCA8CPLCs.

Explanation of function and operation

1. 16-bit operation (FMOV and FMOV P)

The contents of (S•) are transferred to "n" devices starting from (D•)

- The contents will be same among all of "n" devices.
- If the number of points specified by "n" exceeds the device number range, data is transferred within the possible range.
- While the command input is OFF, the transfer destination (D•) does not change.
- While the command input is ON, the data of the transfer source (S•) does not change.
- When a constant (K) is specified as the transfer source (S•) it is automatically converted into binary.




2. 32-bit operation (DFMOV and DFMOV P)

The contents of [(S•)+1, (S•)] are transferred to "n" 32-bit devices starting from [(D•)+1, (D•)]. The contents will be the same among all of "n" 32-bit devices.


- If the number of points specified by "n" exceeds the device number range, data is transferred within the possible range.
- While the command input is OFF, the transfer destination [(D•)+1, (D•)] does not change.

- While the command input is ON, the data of the transfer source[$(S \cdot) + 1, (S \cdot)$] does not change.
- When a constant (K) is specified as the transfer source[$(S \cdot) + 1, (S \cdot)$] it is automatically converted into binary.



Program example

1. When writing specified data to two or more devices



9.8 FNC 17 – XCH / Exchange

Outline

This instruction exchanges data between two devices.

1. Instruction format

16-bit Instruction		Mnemonic	Operation Condition	32-bit Instruction		Mnemonic	Operation Condition
D	FNC 17 XCH	P	5 steps	XCH	Continuous Operation	DXCH	Continuous Operation
				XCHP	Pulse (Single) Operation	DXCHP	Pulse (Single) Operation

2. Set data

Operand Type	Description	Data Type
(D1•)	Device number storing data to be exchanged.	16- or 32-bit binary
(D2•)	Device number storing data to be exchanged.	16- or 32-bit binary


3. Applicable devices

Oper- and Type	Bit Devices							Word Devices							Others									
	System User							Digit Specification				System User			Special Unit	Index			Con-stant	Real Number	Charac-ter String	Pointer		
	X	Y	M	T	C	S	D□.b	KnX	KnY	KnM	KnS	T	C	D	R	U□\G□	V	Z	Modify	K	H	E	"□"	P
(D1•)								✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓						
(D2•)								✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓						

Explanation of function and operation


1. 16-bit operation (XCH and XCHP)

Data is exchanged between (D1•) and (D2•).



2. 32-bit operation (DXCH and DXCHP)

Data is exchanged between [(D1•)+1, (D1•)] and [(D2•)+1, (D2•)].




Extension function (function compatible between the HC2Series and the HC2CSeries)

When the instruction is executed while M8160 is ON, high-order 8 bits (byte) and low-order 8 bits (byte) of a word device are exchanged each other.

Because this instruction works in the same way as SWAP (FNC147) instruction, use SWAP instruction when programming new exchange.

In a 32-bit operation, high-order 8 bits (byte) and low-order 8 bits(byte) of each word device are exchanged for each other.



Error

An operation error occurs in the following case. The error flag M8067 turns ON, and the error code is stored in D8067.

- When M8160 is ON, and the device number is different between $(D1)$ and $(D2)$.


9.9 FNC 18 – BCD / Conversion to Binary Coded Decimal

Outline

This instruction converts binary (BIN) data into binary-coded decimal (BCD) data.

Binary data is used in operations in PLCs. Use this instruction to display numeric values on the seven segment display unit equipped with BCD decoder.

1. Instruction format



2. Set data

Operand Type	Description	Data Type
(S)	Word device number storing the conversion source (binary) data	16- or 32-bit binary
(D)	Word device number of the conversion destination (binary-coded decimal) data	16- or 32-bit binary

3. Applicable devices

Oper- and Type	Bit Devices							Word Devices								Others								
	System User							Digit Specification				System User				Special Unit	Index			Con-stant	Real Number	Charac-ter String	Pointer	
	X	Y	M	T	C	S	D□.b	KnX	KnY	KnM	KnS	T	C	D	R	U□\G□	V	Z	Modify	K	H	E	"□"	P
(S)								✓	✓	✓	✓	✓	✓	✓	✓	▲	✓	✓	✓					
(D)									✓	✓	✓	✓	✓	✓	✓	▲	✓	✓	✓					

▲: This function is supported only in HCA8/HCA8CPLCs.


Explanation of function and operation

1. 16-bit operation (BCD and BCDP)

This instruction converts the binary (BIN) data of (S) into binary-coded decimal (BCD) data, and transfers the converted BCD data to (D) .

- The data of (S) can be converted if it is within the range from K0 to K9999 (BCD).

- The table below shows digit specification for (S) and (D) .




(D)	Number of digits	Data range
K1Y000	1	0 to 9
K2Y000	2	00 to 99
K3Y000	3	000 to 999
K4Y000	4	0000 to 9999

2. 32-bit operation (DBCD and DBCDP)

This instruction converts the binary (BIN) data of $(S)+1, (S)$ into binary-coded decimal (BCD) data, and transfers the converted BCD data to $(D)+1, (D)$.

- The data of $(S)+1, (S)$ can be converted if it is within the range from K0 to K99999999 (BCD).
- The table below shows digit specification for $(S)+1, (S)$ and $(D)+1, (D)$.



$(D)+1, (D)$	Number of digits	Data range
K1Y000	1	0 to 9
K2Y000	2	00 to 99
K3Y000	3	000 to 999
K4Y000	4	0000 to 9999
K5Y000	5	00000 to 99999
K6Y000	6	000000 to 999999
K7Y000	7	0000000 to 9999999
K8Y000	8	00000000 to 99999999

Related instruction

Instruction	Function
BIN (FNC 19)	Converts binary-coded decimal (BCD) data into binary (BIN) data.

Cautions

1. When using SEGL (FNC 74) or ARWS (FNC 75) instruction

Because conversion between binary-coded decimal data and binary data is automatically executed in SEGL (FNC 74) and ARWS (FNC 75) instructions, BCD instruction is not required.

2. Handling of BCD inputs and outputs

Binary data is used in all operations in PLCs including arithmetic operations (+, -, × and ÷), increment and decrement instructions.

- When receiving the digital switch information in the binary-coded decimal (BCD) format into a PLC, use BIN (FNC 19) instruction for converting BCD data into binary data.
- When outputting data to the seven-segment display unit handling binary-coded decimal (BCD) data, use BCD (FNC 18) instruction for converting binary data into BCD data.


Errors

In BCD or BCDP (16-bit type) instructions, an operation error occurs when the **S•** value is outside the range from 0 to 9999.


In DBCD or DBCDP (32-bit type) instructions, an operation error occurs when the **S•** value is outside the range from 0 to 99,999,999.

Program examples


1. When the seven-segment display unit has 1 digit



2. When the seven-segment display unit has 2 to 4 digits



3. When the seven-segment display unit has 5 to 8 digits



9.10 FNC 19 – BIN / Conversion to Binary

Outline

This instruction converts binary-coded decimal (BCD) data into binary (BIN) data. Use this instruction to convert a binary-coded decimal (BCD) value such as a value set by a digital switch into binary (BIN) data and to receive the converted binary data so that the data can be handled in operations in PLCs.

1. Instruction format

FNC 19		Mnemonic		Operation Condition		32-bit Instruction		Mnemonic		Operation Condition	
D	BIN	BIN		Continuous Operation	32-bit Instruction	DBIN		Continuous Operation	DBINP		Pulse (Single) Operation
P		BINP		Pulse (Single) Operation	5 steps				9 steps		

2. Set data

Operand Type	Description	Data Type
(S•)	Word device number storing the conversion source (binary-coded decimal) data	16- or 32-bit binary
(D•)	Word device number of the conversion destination (binary)	16- or 32-bit binary

3. Applicable devices

Oper- and Type	Bit Devices								Word Devices								Others										
	System User								Digit Specification				System User				Special Unit	Index			Con- stant	Real Number	Charac- ter String	Pointer			
	X	Y	M	T	C	S	D	b	KnX	KnY	KnM	KnS	T	C	D	R	U	G	V	Z	Modify	K	H	E	"□"	P	
(S•)								✓	✓	✓	✓	✓	✓	✓	✓	▲	✓	✓	✓								
(D•)									✓	✓	✓	✓	✓	✓	✓	▲	✓	✓	✓								


▲: This function is supported only in HCA8/HCA8CPLCs.

Explanation of function and operation

1. 16-bit operation (BIN and BINP)

This instruction converts the binary-coded decimal (BCD) data of (S•) into binary (BIN) data, and transfers the converted binary data to (D•).

- The data of (S•) can be converted if it is within the range from K0 to K9999 (BCD).
- The table below shows digit specification for (S•) and (D•).




(S•)	Number of digits	Data range
K1X000	1	0 to 9
K2X000	2	00 to 99
K3X000	3	000 to 999
K4X000	4	0000 to 9999

2. 32-bit operation (DBIN and DBINP)

This instruction converts the binary-coded decimal (BCD) data of [(S•)+1, (S•)] into binary (BIN) data, and transfers the converted binary data to [(D•)+1, (D•)]

- The data of [(S•)+1, (S•)] can be converted if it is within the range from 0 to 99,999,999 (BCD).
- The table below shows digit specification for [(D•)+1, (D•)] and [(S•)+1, (S•)]



[(S•)+1, (S•)]	Number of digits	Data range
K1X000	1	0 to 9
K2X000	2	00 to 99
K3X000	3	000 to 999
K4X000	4	0000 to 9999
K5X000	5	00000 to 99999
K6X000	6	000000 to 999999
K7X000	7	0000000 to 9999999
K8X000	8	00000000 to 99999999

Related instruction

Instruction	Function
BCD (FNC 18)	Converts binary (BIN) data into binary-coded decimal (BCD) data.

Cautions

1. When using DSW (FNC 72) instruction

Because conversion between binary-coded decimal data and binary data is automatically executed in DSW (FNC 72) instruction, BIN instruction is not required.

2. Handling of BCD inputs and outputs

Binary data is used in all operations in PLCs including arithmetic operations (+, -, × and ÷), increment and decrement instructions.

- When receiving the digital switch information in the binary-coded decimal (BCD) format into a PLC, use BIN (FNC 19) instruction for converting BCD data into binary data.


- When outputting data to the seven-segment display unit handling binary-coded decimal (BCD) data, use BCD (FNC 18) instruction for converting binary data into BCD data.

Error


M8067 (operation error) turns ON when the source data is not binary-coded decimal (BCD).

Program examples


1. When the digital switch has 1 digit



2. When the digital switch has 2 to 4 digits













3. When the digital switch has 5 to 8 digits



10. Arithmetic and Logical Operation (+, -, ×, ÷) – FNC 20 to FNC 29

FNC 20 to FNC 29 provide instructions for arithmetic operations and logical operations of numeric data.

FNC No.	Mnemonic	Symbol	Function	Reference
20	ADD		Addition	Section 10.1
21	SUB		Subtraction	Section 10.2
22	MUL		Multiplication	Section 10.3
23	DIV		Division	Section 10.4
24	INC		Increment	Section 10.5
25	DEC		Decrement	Section 10.6
26	WAND		Logical Word AND	Section 10.7
27	WOR		Logical Word OR	Section 10.8
28	WXOR		Logical Exclusive OR	Section 10.9
29	NEG		Negation	Section 10.10

Floating point operation instructions

HCA8 and HCA8CPLCs offer not only arithmetic operation instructions in the binary format but also arithmetic operation instructions in the floating point format.

FNC No.	Instruction mnemonic	Contents of processing
120	[D]EADD	Addition of binary floating point
121	[D]ESUB	Subtraction of binary floating point
122	[D]EMUL	Multiplication of binary floating point
123	[D]EDIV	Division of binary floating point

For details, refer to the explanation of each instruction.

→ For the floating point operation, refer to Chapter 18.




10.1 FNC 20 – ADD / Addition

Outline

This instruction executes addition by two values to obtain the result ($A + B = C$).

→ For the floating point addition instruction EADD (FNC120), refer to Section 18.8

1. Instruction format



2. Set data

Operand type	Description	Data type
(S1•)	Data for addition or word device number storing data	16- or 32-bit binary
(S2•)	Data for addition or word device number storing data	16- or 32-bit binary
(D•)	Word device number storing the addition result	16- or 32-bit binary

3. Applicable devices


Oper- and Type	Bit Devices							Word Devices										Others								
	System User							Digit Specification				System User				Special Unit		Index				Con- stant		Real Number	Charac- ter String	Pointer
	X	Y	M	T	C	S	D□.b	KnX	KnY	KnM	KnS	T	C	D	R	U□\G□	V	Z	Modify	K	H	E	"□"	P		
(S1•)							✓	✓	✓	✓	✓	✓	✓	✓	▲	✓	✓	✓	✓	✓						
(S2•)							✓	✓	✓	✓	✓	✓	✓	✓	▲	✓	✓	✓	✓	✓						
(D•)								✓	✓	✓	✓	✓	✓	✓	▲	✓	✓	✓								

▲: This function is supported only in HCA8/HCA8CPLCs.

Explanation of function and operation

1. 16-bit operation (ADD and ADDP)

The contents of (S2•) are added to (S1•) in the binary format, and the addition result is transferred to (D•).




- The most significant bit of each data indicates the sign (positive: 0 or negative: 1), and data are added algebraically.

$$5 + (-8) = -3$$

- When a constant (K) is specified in (S1•) or (S2•) it is automatically converted into the binary format.

2. 32-bit operation (DADD and DADDP)

The contents of [(S2•)+1, (S2•)] are added to [(S1•)+1, (S1•)] in the binary format, and the addition result is transferred to [(D1•)+1, (D1•)].



- The most significant bit of each data indicates the sign (positive: 0 or negative: 1), and data are added algebraically.


$$5500 + (-8540) = -3040$$

- When a constant (K) is specified in [(S1•)+1, (S1•)] or [(S2•)+1, (S2•)] it is automatically converted into the binary format.

Related devices


- Relationship between the flag operation and the sign (positive or negative) of a numeric value
 → For the flag operations, refer to Subsection 6.5.2.

Device	Name	Description
M8020	Zero	ON : When the operation result is 0 OFF: When the operation result is not 0
M8021	Borrow	ON : When the operation result is less than -32768 (in 16-bit operation) or -2,147,483,648 (in 32-bit operation) OFF: When the operation result is not less than -32768 (in 16-bit operation) or -2,147,483,648 (in 32-bit operation)
M8022	Carry	ON : When the operation result is more than 32767 (in 16-bit operation) or 2,147,483,647 (in 32-bit operation) OFF: When the operation result is not more than 32767 (in 16-bit operation) or 2,147,483,647 (in 32-bit operation)



Cautions


- When using a 32-bit operation instruction (DADD or DADDP)
 When specifying word devices, a 16-bit word device on the low-order side is specified first, and a word device with the subsequent device number is automatically set for the high-order 16 bits. To prevent number overlap, it is recommended to always specify an even number, for example.
- When specifying the same device in the source and destination
 The same device number can be specified for both the source and the destination. In this case, note that the addition result changes in every operation cycle if a continuous operation type instruction (ADD or DADD) is used.



Program example

- Difference between ADD instruction and INC instruction caused by a program for adding "+1"
 When ADD[P] is executed, "1" is added to the contents of D0 every time X001 turns ON from OFF. ADD[P] instruction is similar to INCP instruction described later except the contents shown in the table below:

		ADD, ADDP, DADD or DADDP instruction	INC, INCP, DINC, DINCP instruction
Flag (zero, borrow or carry)		Operates	Does not operate
Operation result	16-bit operation	(S•) +(+1)= (D•)	+32767→0→+1→+2→
		(S•) +(-1)= (D•)	←-2←-1←0←-32768
	32-bit operation	(S•) +(+1)= (D•)	+2,147,483,647→0→+1→+2→
		(S•) +(-1)= (D•)	←-2←-1←0←-2,147,483,648



10.2 FNC 21 – SUB / Subtraction

Outline

This instruction executes subtraction using two values to obtain the result ($A - B = C$).

→ For the floating point subtraction instruction **ESUB (FNC121)**, refer to Section 18.9.

1. Instruction format

16-bit Instruction		Mnemonic	Operation Condition	32-bit Instruction		Mnemonic	Operation Condition
D	FNC 21 SUB	P	7 steps	SUB	DSUB	13 steps	DSUBP

2. Set data

Operand type	Description	Data type
(S1•)	Data for subtraction or word device number storing data	16- or 32-bit binary
(S2•)	Data for subtraction or word device number storing data	16- or 32-bit binary
(D•)	Word device number storing the subtraction result	16- or 32-bit binary

3. Applicable devices


Oper- and Type	Bit Devices							Word Devices								Others								
	System User							Digit Specification				System User				Special Unit	Index			Con- stant	Real Number	Charac- ter String	Pointer	
	X	Y	M	T	C	S	D□.b	KnX	KnY	KnM	KnS	T	C	D	R	U□V□□	V	Z	Modify	K	H	E	"□"	P
(S1•)							✓	✓	✓	✓	✓	✓	✓	✓	▲	✓	✓	✓	✓	✓				
(S2•)							✓	✓	✓	✓	✓	✓	✓	✓	▲	✓	✓	✓	✓	✓				
(D•)								✓	✓	✓	✓	✓	✓	✓	▲	✓	✓	✓						

▲: This function is supported only in HCA8/HCA8CPLCs.

Explanation of function and operation

1. 16-bit operation (SUB and SUBP)

The contents of $(S2)$ are subtracted from $(S1)$ in the binary format, and the subtraction result is transferred to (D)




- The most significant bit of each data indicates the sign (positive: 0 or negative: 1), and data are subtracted algebraically.

$$5 - (-8) = 13$$

- When a constant (K) is specified in $(S1)$ or $(S2)$, it is automatically converted into the binary format.

2. 32-bit operation (DSUB and DSUBP)

The contents of $[(S2) + 1, (S2)]$ are subtracted from $[(S1) + 1, (S1)]$ in the binary format, and the subtraction result is transferred to $[(D) + 1, (D)]$.



- The most significant bit of each data indicates the sign (positive: 0 or negative: 1), and data are subtracted algebraically.


$$5500 - (-8540) = 14040$$

- When a constant (K) is specified in $[(S1) + 1, (S1)]$ or $[(S2) + 1, (S2)]$ it is automatically converted into the binary format.

Related devices

- Relationship between the flag operation and the sign (positive or negative) of a numeric value
→ For the flag operations, refer to Subsection 6.5.2.

Device	Name	Description
M8020	Zero	ON : When the operation result is 0 OFF: When the operation result is other than 0
M8021	Borrow	ON : When the operation result is less than -32768 (in 16-bit operation) or -2,147,483,648 (in 32-bit operation) OFF: When the operation result is not less than -32768 (in 16-bit operation) or -2,147,483,648 (in 32-bit operation)
M8022	Carry	ON : When the operation result is more than 32767 (in 16-bit operation) or 2,147,483,647 (in 32-bit operation) OFF: When the operation result is not more than 32767 (in 16-bit operation) or 2,147,483,647 (in 32-bit operation)



Cautions

1. When using a 32-bit operation instruction (DSUB or DSUBP)


When specifying word devices, a 16-bit word device on the low-order side is specified first, and then a word device with the subsequent device number is automatically set for the high-order 16 bits.

For preventing number overlap, it is recommended to always specify an even number, for example.

2. When specifying the same device in the source and destination

The same device number can be specified for both the source and the destination.

In this case, note that the addition result changes in every operation cycle if a continuous operation type instruction (SUB or DSUB) is used




Program example

1. Difference between SUB instruction and DEC instruction caused by a program for subtracting "1" "1" is subtracted from the contents of D0 every time X001 turns ON from OFF.

SUB[P] instruction is similar to DECP instruction described later except the contents shown in the table below:

		[D] SUB [P] instruction	[D] DEC [P] instruction
Flag (zero, borrow or carry)		Operates	Does not operate
Operation result	16-bit operation	(S) -(+1) = (D) ←-2←-1←0←-32768	-32,768→+32,767→+32,766
		(S) -(-1) = (D) +32767→0→+1→+2→	—
	32-bit operation	(S) -(+1) = (D) ←-2←-1←0←-2,147,483,648	-2,147,483,648→+2,147,483,647→+2,147,483,646
		(S) -(-1) = (D) +2,147,483,647→0→+1→+2→	—



10.3 FNC 22 – MUL / Multiplication

Outline

This instruction executes multiplication by two values to obtain the result ($A \times B = C$).

→ For the floating point multiplication instruction EMUL (FNC122), refer to Section 18.10.

1. Instruction format

FNC 22 MUL		16-bit Instruction			32-bit Instruction		
D	P	Mnemonic	Operation Condition	Mnemonic	Operation Condition	Mnemonic	Operation Condition
		MUL	Continuous Operation	DMUL	Continuous Operation	MULP	Pulse (Single) Operation
		MULP	Pulse (Single) Operation	DMULP	Pulse (Single) Operation		
		7 steps		13 steps			

2. Set data

Operand type	Description	Data type
(S1•)	Data for multiplication or word device number storing data	16- or 32-bit binary
(S2•)	Data for multiplication or word device number storing data	16- or 32-bit binary
(D•)	Head word device number storing the multiplication result	32- or 64-bit binary

3. Applicable devices

Oper- and Type	Bit Devices								Word Devices								Others								
	System User								Digit Specification				System User				Special Unit	Index			Con- stant	Real Number	Charac- ter String	Pointer	
	X	Y	M	T	C	S	D□.b		KnX	KnY	KnM	KnS	T	C	D	R	U□\G□	V	Z	Modify	K	H	E	"□"	P
(S1•)								✓	✓	✓	✓	✓	✓	✓	✓	▲1		✓	✓	✓	✓				
(S2•)								✓	✓	✓	✓	✓	✓	✓	✓	▲1		✓	✓	✓	✓				
(D•)									✓	✓	✓	✓	✓	✓	✓	▲1		▲2	✓						

▲1: This function is supported only in HCA8/HCA8CPLCs.

▲2: Available only in 16-bit operations (Not available in 32-bit operations)

Explanation of function and operation

1. 16-bit operation (MUL and MULP)

The contents of (S1•) are multiplied by (S2•) in the binary format, and the multiplication result is transferred to 32-bit [(D•)+1, (D1•)].



- The most significant bit of each data indicates the sign (positive: 0 or negative: 1), and data are multiplied algebraically.


$$5 \times (-8) = -40$$

- When a constant (K) is specified in (S1•) or (S2•) it is automatically converted into the binary format.
- When a digit (K1 to K8) is specified for [(D•)+1, (D1•)]

A digit can be specified in the range from K1 to K8.


For example, when K2 is specified, only low-order 8 bits can be obtained out of the product (32

bits).



2. 32-bit operation (DMUL and DMULP)

The contents of $[(S1) + 1, (S1)]$ are multiplied by $[(S2) + 1, (S2)]$ in the binary format, and the multiplication result is transferred to 64-bit $[(D) + 3, (D) + 2, (D) + 1, (D)]$ (four word devices).




- The most significant bit of each data indicates the sign (positive: 0 or negative: 1), and data are multiplied algebraically.

$$5500 \times (-8540) = -46,970,000$$

- When a constant (K) is specified in $[(S1) + 1, (S1)]$ or $[(S2) + 1, (S2)]$ it is automatically converted into the binary format.
- When a digit (K1 to K8) is specified for $[(D) + 3, (D) + 2, (D) + 1, (D)]$

The result is obtained only for low-order 32 bits, and is not obtained for high-order 32 bits. Transfer the data to word devices once, then execute the operation.



Related devices

1. Relationship between flag operation and numeric value

Device	Name	Description
M8304*1	Zero	ON: When the operation result is 0. OFF: When the operation result is a number other than 0.

*1. Available in all HCA8/HCA8CPLCs Ver. 2.30 or later.

Cautions

1. Devices specified in (D•)

- In a 32-bit operation (by DMUL or DMULP), Z cannot be specified in (D•)

2. When monitoring the operation result in a programming tool


Even if word devices are used, the operation result (64 bits) cannot be monitored at one time.

In such a case, floating point operation is recommended.


→ For the floating point operation, refer to Chapter 18.

Program examples

1. 16-bit operation



2. 32-bit operation



1. HCA8/HCA8CPLC

Compatible Versions		Item	Function Summary
HCA8	HCA8C		
Ver. 2.30 or later	Ver. 2.30 or later	Zero Flag	Turns the special device M8304 ON when the operation result of MUL command is 0.

10.4 FNC 23 – DIV / Division

Outline

This instruction executes division by two values to obtain the result ($A \div B = C \dots$).

→ For the floating point division instruction EDIV (FNC123), refer to Section 18.11.

1. Instruction format

FNC 23		16-bit Instruction		Mnemonic	Operation Condition	32-bit Instruction		Mnemonic	Operation Condition
D	P	DIV		7 steps	DIV	Continuous Operation	DDIV		Continuous Operation
					DIVP	Pulse (Single) Operation	DDIVP		Pulse (Single) Operation

2. Set data

Operand type	Description	Data type
(S1•)	Data for division or word device number storing data (dividend)	16- or 32-bit binary
(S2•)	Data for division or word device number storing data (divisor)	16- or 32-bit binary
(D•)	Head word device number storing the division result (quotient and remainder)	32- or 64-bit binary

3. Applicable devices

Oper- and Type	Bit Devices							Word Devices										Others						
	System User							Digit Specification				System User				Special Unit	Index		Con- stant		Real Number	Charac- ter String	Pointer	
	X	Y	M	T	C	S	D□.b	KnX	KnY	KnM	KnS	T	C	D	R	U□IG□	V	Z	Modify	K	H	E	"□"	P
(S1•)							✓	✓	✓	✓	✓	✓	✓	✓	▲1		✓	✓	✓	✓				
(S2•)							✓	✓	✓	✓	✓	✓	✓	✓	▲1		✓	✓	✓	✓				
(D•)								✓	✓	✓	✓	✓	✓	✓	▲1		▲2	✓						


▲1: This function is supported only in HCA8/HCA8CPLCs.

▲2: Available only in 16-bit operations (Not available in 32-bit operations)

Explanation of function and operation

1. 16-bit operation (DIV and DIVP)

(S1•) indicates the dividend, (S2•) indicates the divisor, the quotient is transferred to (D•), and the remainder is transferred to (D•) + 1



- The most significant bit of each data indicates the sign (positive: 0 or negative: 1), and data are divided algebraically.

$36 \div (-5) = -7$ (quotient) ... 1 (remainder)


- Two devices in total starting from (D•) are occupied to store the operation result (quotient and

remainder). Make sure that these two devices are not used for another control.

- When a constant (K) is specified as $(S1)$ or $(S2)$, it is automatically converted into the binary format.

2. 32-bit operation (DDIV and DDIVP)

$[(S1)+1, (S1)]$ indicates the dividend, $[(S2)+1, (S2)]$ indicates the divisor, the quotient is transferred to $[(D)+1, (D)]$, and the remainder is transferred to $[(D)+3, (D)+2]$



- Four devices in total starting from (D) are occupied to store the operation result (quotient and remainder). Make sure that these four devices are not used for another control.
- The most significant bit of each data indicates the sign (positive: 0 or negative: 1), and data are divided algebraically.

$5500 \div (-540) = -10$ (quotient) ... 100 (remainder)

- When a constant (K) is specified in $[(S1)+1, (S1)]$ or $[(S2)+1, (S2)]$ it is automatically converted into the binary format.

Related devices

1. Relationship between flag operation and numeric value

Device	Name	Description
M8304*1	Zero	ON : When the operation result is 0. OFF : When the operation result is a number other than 0.
M8306*1	Carry	ON : Carry flag operates when the operation result is over 32,767 (16-bit operation) or 2,147,483,647 (32-bit operation). OFF : When the operation result is less than 32,767 (16-bit operation) or 2,147,483,647 (32-bit operation).

*1. Available in all HCA8/HCA8CPLCs Ver. 2.30 or later

Cautions

1. Operation result

- The most significant bit of the quotient and remainder indicates the sign (positive: 0, negative: 1) respectively.

- The quotient is negative when either the dividend or divisor is negative.

The remainder is negative when the dividend is negative.

2. Device specified as (D)

- The remainder is not obtained when a bit device is specified with digit specification.
- In a 32-bit operation (by DDIV or DDIVP), Z cannot be specified as (D)


Error

- When the divisor $(S2)$ is "0", an operation error is caused and the instruction is not executed.


- A operation error results when the operation result is over 32,767 (16-bit operation) or 2,147,483,647 (32-bit operation). (Turns the carry flag ON.)

Program examples

1. 16-bit operation



2. 32-bit operation



Function Changes According to Versions




Compatible Versions		Item	Function Summary
HC 3U	HCA8C		
Ver. 2.30 or later	Ver. 2.30 or later	Zero Flag	Turns M8304 ON when the operation result of DIV instruction is 0
		Carry Flag	Turns M8306 ON when the operation result of DIV instruction overflows. 16-bit operation : Only when the maximum negative value(-32,768) is divided by -1. 32-bit operation : Only when the maximum negative value (-2,147,483,648) is divided by -1.

10.5 FNC 24 – INC / Increment

Outline

This instruction increments the data of a specified device by "1".

1. Instruction format



2. Set data

Operand type	Description	Data type
(D•)	Word device number storing data to be incremented by "1"	16- or 32-bit binary

3. Applicable devices


Oper- and Type	Bit Devices							Word Devices								Others								
	System User							Digit Specification				System User				Special Unit		Index		Con-stant	Real Number	Charac-ter String	Pointer	
	X	Y	M	T	C	S	D□.b	KnX	KnY	KnM	KnS	T	C	D	R	U□\G□	V	Z	Modify	K	H	E	"□"	P
(D•)									✓	✓	✓	✓	✓	✓	✓	▲	✓	✓	✓					

▲: This function is supported only in HCA8/HCA8CPLCs

Explanation of function and operation


1. 16-bit operation (INC and INCP)

The contents of (D•) are incremented by "1", and the increment result is transferred to (D•)



2. 32-bit operation (DINC and DINCP)

The contents of [(D•)+1, (D•)] are incremented by "1", and the increment result is transferred to [(D•)+1, (D•)]



Cautions

1. Note that data is incremented in every operation cycle in a continuous operation type instruction.

2. Flag operations


1) 16-bit operation

When "+32767" is incremented by "1", the result is "-32768". Flags (zero, carry and borrow) are not activated at this time.

2) 32-bit operation

When "+2,147,483,647" is incremented by "1", the result is "-2,147,483,648". Flags (zero, carry and borrow) are not activated at this time.

Program example



converted into BCD format, and output to K4Y000

Every time X011 is set to ON, the current values of C0, C1 ... C9 are output one at a time

10.6 FNC 25 – DEC / Decrement

Outline

This instruction decrements the data of a specified device by "1".

1. Instruction format

FNC 25			16-bit Instruction			32-bit Instruction		
D	DEC	P	Mnemonic	Operation Condition	Mnemonic	Operation Condition	Mnemonic	Operation Condition
			3 steps	DEC DECP	Continuous Operation Pulse (Single) Operation	5 steps	DDEC DDECP	Continuous Operation Pulse (Single) Operation

2. Set data

Operand type	Description	Data type
(D•)	Word device number storing data to be decremented by "1"	16- or 32-bit binary

3. Applicable devices

Oper- and Type	Bit Devices						Word Devices								Others									
	System User						Digit Specification				System User				Special Unit	Index			Con-stant	Real Number	Charac-ter String	Pointer		
	X	Y	M	T	C	S	D□.b	KnX	KnY	KnM	KnS	T	C	D	R	U□\G□	V	Z	Modify	K	H	E	"□"	P
(D•)								✓	✓	✓	✓	✓	✓	✓	✓	▲	✓	✓	✓					

▲: This function is supported only in HCA8/HCA8CPLCs.


Explanation of function and operation

1. 16-bit operation (DEC and DECP)

The contents of (D•) are decremented by "1", and the decremented result is transferred to (D•).

2. 32-bit operation (DDEC and DDECP)

The contents of [(D•)+1, (D•)] are decremented by "1", and the decremented result is transferred to [(D•)+1, (D•)].



Cautions

1. Flag operations

1) 16-bit operation

When "-32768" is decremented by "1", the result is "+32767". Flags (zero, carry and borrow) are not activated at this time.

2) 32-bit operation

When "-2,147,483,648" is decremented by "1", the result is "+2,147,483,647". Flags (zero, carry and borrow) are not activated at this time.

10.7 FNC 26 – WAND / Logical Word AND

Outline

This instruction executes the logical product (AND) operation of two numeric values.

1. Instruction format

16-bit Instruction			Mnemonic	Operation Condition	32-bit Instruction			Mnemonic	Operation Condition
W	FNC 26	P							
D	AND								
7 steps				WAND		Continuous Operation			
				WANDP		Pulse (Single) Operation			
13 steps				DAND		Continuous Operation			
				DANDP		Pulse (Single) Operation			

2. Set data

Operand type	Description	Data type
(S1)	Data used for logical product or word device number storing data	16- or 32-bit binary
(S2)	Data used for logical product or word device number storing data	16- or 32-bit binary
(D)	Word device number storing the logical product result	16- or 32-bit binary

3. Applicable devices


Oper- and Type	Bit Devices							Word Devices										Others						
	System User							Digit Specification				System User				Special Unit	Index		Con- stant		Real Number	Charac- ter String	Pointer	
	X	Y	M	T	C	S	D□.b	KnX	KnY	KnM	KnS	T	C	D	R	U□V□G□	V	Z	Modify	K	H	E	"□"	P
(S1)								✓	✓	✓	✓	✓	✓	✓	✓	▲	✓	✓	✓	✓	✓			
(S2)								✓	✓	✓	✓	✓	✓	✓	✓	▲	✓	✓	✓	✓	✓			
(D)									✓	✓	✓	✓	✓	✓	✓	▲	✓	✓	✓					

▲: This function is supported only in HCA8/HCA8CPLCs.

Explanation of function and operation

1. 16-bit operation (WAND and WANDP)

The logical product (AND) operation is executed to the contents of (S1) and (S2) in units of bit, and the result is transferred to (D).




- While the command input is OFF, the data of the transfer destination (D) does not change.
- While the command input is ON, the data of the transfer sources (S1) and (S2) do not change.
- When a constant (K) is specified in the transfer sources (S1) and (S2), it is automatically converted into the binary format.
- The logical product operation is executed in units of bit as shown in the table below (1 ^ 1 = 1, 0 ^ 1 = 0, 1 ^ 0 = 0, 0 ^ 0 = 0).

1: ON, 0: OFF

	$(S1^*)$	$(S2^*)$	(D^*)
			WAND (FNC 26) instruction
Logical operation (unit: bit)	0	0	0
	1	0	0
	0	1	0
	1	1	1

2. 32-bit operation (DAND and DANDP)

The logical product (AND) operation is executed to the contents of $(S1^*)+1, (S1^*)$ and $(S2^*)+1, (S2^*)$ in units of bit, and the result is transferred



- While the command input is OFF, the data of the transfer destination $(D^*)+1, (D^*)$ does not change.
- While the command input is ON, the data of the transfer source $(S1^*)+1, (S1^*)$ $(S2^*)+1, (S2^*)$ do not change.
- When a constant (K) is specified in the transfer source $(S1^*)+1, (S1^*)$ $(S2^*)+1, (S2^*)$, it is automatically converted into the binary format.
- The logical product operation is executed in units of bit as shown in the table below ($1 \wedge 1 = 1, 0 \wedge 1 = 0, 1 \wedge 0 = 0, 0 \wedge 0 = 0$).

1: ON, 0: OFF

	$(S1^*)+1, (S1^*)$	$(S2^*)+1, (S2^*)$	$(D^*)+1, (D^*)$
			DAND (FNC 26) instruction
Logical operation (unit: bit)	0	0	0
	1	0	0
	0	1	0
	1	1	1

10.8 FNC 27 – WOR / Logical Word OR

Outline

This instruction executes the logical sum (OR) operation of two numeric values.

1. Instruction format

W	FNC 27	P	16-bit Instruction	Mnemonic	Operation Condition	32-bit Instruction	Mnemonic	Operation Condition
D	OR		7 steps	WOR	Continuous Operation	13 steps	DOR	Continuous Operation
				WORP	Pulse (Single) Operation		DORP	Pulse (Single) Operation

2. Set data

Operand type	Description	Data type
(S1•)	Data used for logical sum or word device number storing data	16- or 32-bit binary
(S2•)	Data used for logical sum or word device number storing data	16- or 32-bit binary
(D•)	Word device number storing the logical sum result	16- or 32-bit binary

3. Applicable devices


Oper- and Type	Bit Devices								Word Devices										Others						
	System User								Digit Specification				System User				Special Unit		Index		Con- stant		Real Number	Charac- ter String	Pointer
	X	Y	M	T	C	S	D□.b		KnX	KnY	KnM	KnS	T	C	D	R	U□\G□	V	Z	Modify	K	H	E	"□"	P
(S1•)								✓	✓	✓	✓	✓	✓	✓	✓	▲	✓	✓	✓	✓	✓				
(S2•)								✓	✓	✓	✓	✓	✓	✓	✓	▲	✓	✓	✓	✓	✓				
(D•)									✓	✓	✓	✓	✓	✓	✓	▲	✓	✓	✓						

▲: This function is supported only in HCA8/HCA8CPLCs.

Explanation of function and operation

1. 16-bit operation (WOR and WORP)

The logical sum (OR) operation is executed to the contents of (S1•) and (S2•) in units of bit, and the result is transferred to (D•).




- While the command input is OFF, the data of the transfer destination (D•) does not change.
- While the command input is ON, the data of the transfer sources (S1•) and (S2•) do not change.
- When a constant (K) is specified in the transfer sources (S1•) and (S2•), it is automatically converted into the binary format.
- The logical sum operation is executed in units of bit as shown in the table below (1 ∨ 1 = 1, 0 ∨ 1 = 1, 0 ∨ 0 = 0, 1 ∨ 0 = 1).

1: ON, 0: OFF

	(S1•)	(S2•)	(D•)
	WOR (FNC 27) instruction		
Logical operation (unit: bit)	0	0	0
	1	0	1
	0	1	1
	1	1	1

2. 32-bit operation (DOR and DORP)

The logical sum (OR) operation is executed to the contents of [(S1•)+1, (S1•)] and [(S2•)+1, (S2•)] in units of bit, and the result is transferred to [(D•)+1, (D•)].



- While the command input is OFF, the data of the transfer destination [(D•)+1, (D•)] does not change.

- While the command input is ON, the data of the transfer source $[(S1^*)+1, (S1^*)][(S2^*)+1, (S2^*)]$ do not change.
- When a constant (K) is specified in the transfer source $[(S1^*)+1, (S1^*)][(S2^*)+1, (S2^*)]$ it is automatically converted into the binary format.
- The logical sum operation is executed in units of bit as shown in the table below ($1 \vee 1 = 1, 0 \vee 1 = 1, 0 \vee 0 = 0, 1 \vee 0 = 1$).

1: ON, 0: OFF





	$(S1^*)+1, (S1^*)$	$(S2^*)+1, (S2^*)$	$(D^*)+1, (D^*)$
			DOR (FNC 27) instruction
Logical operation (unit: bit)	0	0	0
	1	0	1
	0	1	1
	1	1	1

10.9 FNC 28 – WXOR / Logical Exclusive OR

Outline

This instruction executes the exclusive logical sum (XOR) operation of two numeric values.

1. Instruction format

W	FNC 28		16-bit Instruction	Mnemonic	Operation Condition	32-bit Instruction	Mnemonic	Operation Condition
D	XOR	P	7 steps	WXOR WXORP	 Continuous Operation  Pulse (Single) Operation	13 steps	DXOR DXORP	 Continuous Operation  Pulse (Single) Operation

2. Set data

Operand type	Description	Data type
$(S1^*)$	Data used for exclusive logical sum or word device number storing data	16- or 32-bit binary
$(S2^*)$	Data used for exclusive logical sum or word device number storing data	16- or 32-bit binary
(D^*)	Word device number storing the exclusive logical sum result	16- or 32-bit binary

3. Applicable devices

Oper- and Type	Bit Devices							Word Devices										Others						
	System User							Digit Specification				System User				Special Unit	Index		Con- stant	Real Number	Charac- ter String	Pointer		
	X	Y	M	T	C	S	D□.b	KnX	KnY	KnM	KnS	T	C	D	R	U□\G□	V	Z	Modify	K	H	E	"□"	P
$(S1^*)$								✓	✓	✓	✓	✓	✓	✓	✓	▲	✓	✓	✓	✓	✓			
$(S2^*)$								✓	✓	✓	✓	✓	✓	✓	✓	▲	✓	✓	✓	✓	✓			
(D^*)									✓	✓	✓	✓	✓	✓	✓	▲	✓	✓	✓					


▲: This function is supported only in HCA8/HCA8CPLCs

Explanation of function and operation

1. 16-bit operation (WXOR and WXORP)

The exclusive logical sum (XOR) operation is executed to the contents of $(S1^*)$ and $(S2^*)$ in units of

bit, and the result is transferred to (D) .




- While the command input is OFF, the data of the transfer destination (D) does not change.
- While the command input is ON, the data of the transfer sources $(S1)$ and $(S2)$ do not change
- When a constant (K) is specified in the transfer sources $(S1)$ and $(S2)$, it is automatically converted into the binary format.
- The logical exclusive sum operation is executed in units of bit as shown in the table below ($1 \vee 1 = 0, 0 \vee 0 = 0, 1 \vee 0 = 1, 0 \vee 1 = 1$).

1: ON, 0: OFF

	$(S1)$	$(S2)$	(D)
			WXOR (FNC 28) instruction
Logical operation (unit: bit)	0	0	0
	1	0	1
	0	1	1
	1	1	0

2. 32-bit operation (DXOR and DXORP)

The exclusive logical sum (XOR) operation is executed to the contents of $[(S1)+1, (S1)]$ and $[(S2)+1, (S2)]$ in units of bit, and the result is transferred to $[(D)+1, (D)]$.




- While the command input is OFF, the data of the transfer destination $[(D)+1, (D)]$ does not change.
- While the command input is ON, the data of the transfer source $[(S1)+1, (S1)]$ $[(S2)+1, (S2)]$ do not change.
- When a constant (K) is specified in the transfer source $[(S1)+1, (S1)]$ $[(S2)+1, (S2)]$ it is automatically converted into the binary format.
- The exclusive logical sum operation is executed in units of bit as shown in the table below ($1 \vee 1 = 0, 0 \vee 0 = 0, 1 \vee 0 = 1, 0 \vee 1 = 1$).

1: ON, 0: OFF

	$(S1)+1, (S1)$	$(S2)+1, (S2)$	$(D)+1, (D)$
			DXOR (FNC 28) instruction
Logical operation (unit: bit)	0	0	0
	1	0	1
	0	1	1
	1	1	0

Program example

By combining WXOR and CML (FNC 14) instructions, the exclusive logical sum not (XORNOR) operation can be executed.



10.10 FNC 29 – NEG / Negation

Outline

This instruction obtains the complement of a numeric value (by inverting each bit and adding "1"). This instruction can be used to negate the sign of a numeric value.

→ For the Floating point negation ENEG (FNC128), refer to Section 18.16.

1. Instruction format

FNC 29 NEG		16-bit Instruction		Mnemonic	Operation Condition	32-bit Instruction		Mnemonic	Operation Condition
D	P	3 steps	NEG	Continuous Operation	5 steps	DNEG	Continuous Operation	DNEGP	Pulse (Single) Operation
			NEGP	Pulse (Single) Operation					

2. Set data

Operand type	Description	Data type
(D)	Word device number which stores data for obtaining complement and will store the operation result (The operation result will be stored in the same word device number.)	16- or 32-bit binary


3. Applicable devices

Oper- and Type	Bit Devices							Word Devices							Others									
	System User							Digit Specification				System User			Special Unit	Index			Con- stant	Real Number	Charac- ter String	Pointer		
	X	Y	M	T	C	S	D□.b	KnX	KnY	KnM	KnS	T	C	D	R	U□\G□	V	Z	Modify	K	H	E	"□"	P
(D)								✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓						

Explanation of function and operation


1. 16-bit operation (NEG and NEGP)

Each bit of (D) is inverted (0 → 1, 1 → 0), "1" is added, and then the result is stored in the original device.



2. 32-bit operation (DNEG and DNEGP)

Each bit of [(D) + 1, (D)] is inverted (0 → 1, 1 → 0), "1" is added, and then the result is stored in the original device




Caution

Note that the complement is obtained in every operation cycle in a continuous operation type instruction.

Program examples


The program examples below are provided to obtain the absolute value of a negative binary value.

1. Obtaining the absolute value of a negative value using NEG instruction



2. Obtaining the absolute value by SUB (subtraction) instruction

Even if NEG instruction is not used, D30 always stores the absolute value of the difference.



Negative value expression and absolute value (reference)

In PLCs, a negative value is expressed in 2's complement.

When the most significant bit is "1", it is a negative value, and its absolute value can be obtained by NEG instruction.

(D 10) = 2

0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0

(D 10) = 1

0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1

(D 10) = 0

0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

(D 10) = -1

1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1

$\overline{(D 10)} + 1 = 1$

0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1

(D 10) = -2

1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 0

$\overline{(D 10)} + 1 = 2$

0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0

⋮

⋮

(D 10) = -32767

1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1

$\overline{(D 10)} + 1 = 32767$

0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1

(D 10) = -32768

1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0











$\overline{(D 10)} + 1 = -32768$

1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

The absolute value can be obtained up to 32767.

11. Rotation and Shift Operation – FNC 30 to FNC 39

FNC 30 to FNC 39 provide instructions for rotating and shifting bit data and word data in specified directions.





FNC No.	Mnemonic	Symbol	Function	Reference
30	ROR		Rotation Right	Section 11.1
31	ROL		Rotation Left	Section 11.2
32	RCR		Rotation Right with Carry	Section 11.3
33	RCL		Rotation Left with Carry	Section 11.4
34	SFTR		Bit Shift Right	Section 11.5
35	SFTL		Bit Shift Left	Section 11.6
36	WSFR		Word Shift Right	Section 11.7
37	WSFL		Word Shift Left	Section 11.8
38	SFWR		Shift write [FIFO/FILO control]	Section 11.9
39	SFRD		Shift read [FIFO control]	Section 11.10

11.1 FNC 30 – ROR / Rotation Right


Outline

This instruction shifts and rotates the bit information rightward by the specified number of bits without the carry flag.

1. Instruction format

FNC 30		16-bit Instruction		32-bit Instruction	
D	P	Mnemonic	Operation Condition	Mnemonic	Operation Condition
		ROR	 Continuous Operation	DROR	 Continuous Operation
		RORP	 Pulse (Single) Operation	DRORP	 Pulse (Single) Operation
		5 steps		9 steps	

2. Set data

Operand Type	Description	Data Type
	Word device number storing data to be rotated rightward	16- or 32-bit binary
n	Number of bits to be rotated [n ≤ 16 (16-bit instruction), n ≤ 32 (32-bit instruction)]	16- or 32-bit binary

3. Applicable devices


Oper- and Type	Bit Devices							Word Devices										Others								
	System User							Digit Specification				System User			Special Unit			Index				Con- stant		Real Number	Charac- ter String	Pointer
	X	Y	M	T	C	S	D□.b	KnX	KnY	KnM	KnS	T	C	D	R	U□\G□	V	Z	Modify	K	H	E	"□"	P		
(D•)							▲1	▲1	▲1		✓	✓	✓	✓	▲2	✓	✓	✓								
n														✓	✓			✓	✓							

- ▲1: In 16-bit operations, K4Y○○○, K4M○○○ and K4S○○○ are valid.
In 32-bit operations, K8Y○○○, K8M○○○ and K8S○○○ are valid.
- ▲2: This function is supported only in HCA8/HCA8CPLCs.


Explanation of function and operation

1. 16-bit operation (ROR and RORP)

"n" bits out of 16 bits of (D•) are rotated rightward.




- The final bit is stored in the carry flag (M8022).
- In a device with digit specification, K4 (16-bit instruction) is valid.




2. 32-bit operation (DROR and DRORP)

"n" bits out of 32 bits of [(D•)+1, (D•)] are rotated rightward.



- The final bit is stored in the carry flag (M8022).
- In a device with digit specification, K8 (32-bit instruction) is valid.



Related device

→ For the carry flag use method, refer to Subsection 6.5.2

Device	Name	Description
M8022	Carry	Turns ON when the bit shifted last from the lowest position is "1".

Cautions

1. In the case of continuous operation type instructions (ROR and DROR) Note that shift and rotation are executed in every scan time (operation cycle).

2. When a device with digit specification is specified as $\text{D}\cdot$

Only K4 (16-bit instruction) or K8 (32-bit instruction) is valid (examples: K4Y010 or K8M0).

11.2 FNC 31 – ROL / Rotation Left

Outline

This instruction shifts and rotates the bit information leftward by the specified number of bits without the carry flag.

1. Instruction format

FNC 31 ROL	16-bit Instruction		32-bit Instruction	
	Mnemonic	Operation Condition	Mnemonic	Operation Condition
D P	5 steps	ROL	9 steps	DROL
		ROLP		DROLP
		Continuous Operation	Continuous Operation	
		Pulse (Single) Operation	Pulse (Single) Operation	

2. Set data

Operand Type	Description	Data Type
$\text{D}\cdot$	Word device number storing data to be rotated leftward	16- or 32-bit binary
n	Number of bits to be rotated [n ≤ 16 (16-bit instruction), n ≤ 32 (32-bit instruction)]	16- or 32-bit binary

3. Applicable devices


Oper- and Type	Bit Devices							Word Devices										Others								
	System User							Digit Specification				System User				Special Unit		Index				Con- stant		Real Number	Charac- ter String	Pointer
	X	Y	M	T	C	S	D□□.b	KnX	KnY	KnM	KnS	T	C	D	R	U□□G□□	V	Z	Modify	K	H	E	"□"	P		
(D•)								▲1	▲1	▲1	✓	✓	✓	✓	▲2	✓	✓	✓								
n													✓	✓					✓	✓						

- ▲1: In 16-bit operations, K4Y○○○, K4M○○○ and K4S○○○ are valid.
In 32-bit operations, K8Y○○○, K8M○○○ and K8S○○○ are valid.
- ▲2: This function is supported only in HCA8/HCA8CPLCs.


Explanation of function and operation

1. 16-bit operation (ROL and ROLP)

"n" bits out of 16 bits of (D•) are rotated leftward.




- The final bit is stored in the carry flag (M8022).
- In a device with digit specification, K4 (16-bit instruction) is valid.




2. 32-bit operation (DROL and DROLP)

"n" bits out of 32 bits of [(D•) + 1, (D•)] are rotated leftward



- The final bit is stored in the carry flag (M8022).
- In a device with digit specification, K8 (32-bit instruction) is valid.



Related device

→ For the carry flag use method, refer to Subsection 6.5.2.

Device	Name	Description
M8022	Carry	Turns ON when the bit shifted last from the highest position is "1".

Cautions

- In the case of continuous operation type instructions (ROL and DROL)
Note that shift and rotation are executed in every scan time (operation cycle).
- When a device with digit specification is specified as (D)
Only K4 (16-bit instruction) or K8 (32-bit instruction) is valid (examples: K4Y010 or K8M0).

11.3 FNC 32 – RCR / Rotation Right with Carry

Outline

This instruction shifts and rotates the bit information rightward by the specified number of bits together with the carry flag.

1. Instruction format

D	FNC 32	P	16-bit Instruction			32-bit Instruction			
			Mnemonic	Operation Condition		Mnemonic	Operation Condition		
	RCR		5 steps	RCR	Continuous Operation		9 steps	DRCR	Continuous Operation
	RCR			RCRP	Pulse (Single) Operation			DRCRP	Pulse (Single) Operation

2. Set data

Operand Type	Description	Data Type
(D)	Word device number storing data to be rotated rightward	16- or 32-bit binary
n	Number of bits to be rotated [n ≤ 16 (16-bit instruction), n ≤ 32 (32-bit instruction)]	16- or 32-bit binary

3. Applicable devices


Oper- and Type	Bit Devices							Word Devices										Others					
	System User							Digit Specification				System User				Special Unit	Index		Con- stant	Real Number	Charac- ter String	Pointer	
	X	Y	M	T	C	S	D□.b	KnX	KnY	KnM	KnS	T	C	D	R	U□\G□	V	Z	Modify	K	H	E	"□"
(D•)								▲	▲	▲	✓	✓	✓	✓	✓	✓	✓	✓					
n													✓	✓					✓	✓			

▲: In 16-bit operations, K4Y○○○, K4M○○○ and K4S○○○ are valid.
 In 32-bit operations, K8Y○○○, K8M○○○ and K8S○○○ are valid

Explanation of function and operation

1. 16-bit operation (RCR and RCRP)


"n" bits out of 16 bits of (D•) and 1 bit (carry flag M8022) are rotated rightward.



The carry flag is intervened in the rotation loop. If M8022 has been set to ON or OFF before the rotation instruction, the carry flag is transferred to the destination.

2. 32-bit operation (DRCR and DRCRP)

"n" bits out of 32 bits of [(D•) + 1, (D•)] and 1 bit (carry flag M8022) are rotated rightward.



Related device

→ For the carry flag use method, refer to Subsection 6.5.2.

Device	Name	Description
M8022	Carry	Turns ON when the bit shifted last from the lowest position is "1".

Cautions

- In the case of continuous operation type instructions (RCR and DRCR)
Note that shift and rotation are executed in every scan time (operation cycle).
- When a device with digit specification is specified as (D) Only K4 (16-bit instruction) or K8 (32-bit instruction) is valid (examples: K4Y010 or K8M0)

11.4 FNC 33 – RCL / Rotation Left with Carry

Outline

This instruction shifts and rotates the bit information leftward by the specified number of bits together with the carry flag.

1. Instruction format

FNC 33		16-bit Instruction		Mnemonic	Operation Condition	32-bit Instruction		Mnemonic	Operation Condition
(D)	RCL	(P)							
		5 steps	RCL	Continuous Operation		9 steps	DRCL	Continuous Operation	
			RCLP	Pulse (Single) Operation			DRCLP	Pulse (Single) Operation	

2. Set data

Operand Type	Description	Data Type
(D)	Word device number storing data to be rotated leftward	16- or 32-bit binary
n	Number of bits to be rotated [n ≤ 16 (16-bit instruction), n ≤ 32 (32-bit instruction)]	16- or 32-bit binary

3. Applicable devices


Oper- and Type	Bit Devices							Word Devices										Others					
	System User							Digit Specification				System User			Special Unit	Index			Con- stant	Real Number	Charac- ter String	Pointer	
	X	Y	M	T	C	S	D□.b	KnX	KnY	KnM	KnS	T	C	D	R	U□\G□	V	Z	Modify	K	H	E	"□"
(D•)								▲	▲	▲	✓	✓	✓	✓	✓	✓	✓	✓					
n													✓	✓					✓	✓			

▲: In 16-bit operations, K4Y○○○, K4M○○○ and K4S○○○ are valid.
 In 32-bit operations, K8Y○○○, K8M○○○ and K8S○○○ are valid.

Explanation of function and operation

1. 16-bit operation (RCL and RCLP)


"n" bits out of 16 bits of (D•) and 1 bit (carry flag M8022) are rotated leftward.



The carry flag is intervened in the rotation loop. If M8022 has been set to ON or OFF before the rotation instruction, the carry flag is transferred to the destination.

2. 32-bit operation (DRCL and DRCLP)

"n" bits out of 32 bits of [(D•)+1, (D•)] and 1 bit (carry flag M8022) are rotated leftward



Related device

→ For the carry flag use method, refer to Subsection 6.5.2.

Device	Name	Description
M8022	Carry	Turns ON when the bit shifted last from the highest position is "1".

Cautions

- In the case of continuous operation type instructions (RCL and DRCL)
Note that shift and rotation are executed in every scan time (operation cycle).
- When a device with digit specification is specified as (D)
Only K4 (16-bit instruction) or K8 (32-bit instruction) is valid (examples: K4Y010 or K8M0)

11.5 FNC 34 – SFTR / Bit Shift Right

Outline

This instruction shifts bit devices of the specified bit length rightward by the specified number of bits.

After shift, the bit device (S) is transferred by "n2" bits from the most significant bit.

1. Instruction format

FNC 34 SFTR	16-bit Instruction		32-bit Instruction	
	Mnemonic	Operation Condition	Mnemonic	Operation Condition
P	SFTR	Continuous Operation	-	-
	SFTRP	Pulse (Single) Operation	-	-

2. Set data

Operand Type	Description	Data Type
(S•)	Head bit device number to be stored to the shift data after rightward shift	Bit
(D•)	Head bit device number to be shifted rightward	Bit
n1	Bit length of the shift data $n2 \leq n1 \leq 1024$	16-bit binary
n2	Number of bits to be shifted rightward $n2 \leq n1 \leq 1024$	16-bit binary

3. Applicable devices

Oper- and Type	Bit Devices							Word Devices										Others						
	System User							Digit Specification				System User		Special Unit	Index				Con-stant	Real Number	Charac-ter String	Pointer		
	X	Y	M	T	C	S	D□.b	KnX	KnY	KnM	KnS	T	C	D	R	U□V□	V	Z	Modify	K	H	E	"□"	P
(S•)	✓	✓	✓			✓	▲												✓					
(D•)		✓	✓			✓													✓					
n1																				✓	✓			
n2														✓	✓					✓	✓			



▲: "D□.b" is available only in HCA8 and HCA8CPLCs. However, index modifiers (V and Z) are not available.

Explanation of function and operation

1. 16-bit operation (SFTR and SFTRP)

For "n1" bits (shift register length) starting from (D•), "n2" bits are shifted rightward ([1] and [2] shown below).

After shift, "n2" bits from (S•) are transferred to "n2" bits from (D•)+n1-n2 ([3] shown below).



Caution

Note that "n2" bits are shifted every time the command input turns ON from OFF in SFTRP instruction, but that "n2" bits are shifted in each scan time (operation cycle) in SFTR instruction.

Error



If the transfer source (S•) is equivalent to the shifted device (D•) in HCA8/HCA8CPLCs, an operation error occurs (error code: K6710).

11.6 FNC 35 – SFTL / Bit Shift Left

Outline

This instruction shifts bit devices of the specified bit length leftward by the specified number of bits. After shift, the bit device (S•) is transferred by "n2" bits from the least significant bit.

1. Instruction format

FNC 35 SFTL	P	16-bit Instruction			32-bit Instruction		
		Mnemonic	Operation Condition		Mnemonic	Operation Condition	
		9 steps	SFTL		–		
			SFTLP		–		

2. Set data

Operand Type	Description	Data Type
(S•)	Head bit device number to be stored to the shift data after leftward shift	Bit
(D•)	Head bit device number to be shifted leftward	Bit
n1	Bit length of the shift data $n2 \leq n1 \leq 1024$	16-bit binary
n2	Number of bits to be shifted leftward $n2 \leq n1 \leq 1024$	16-bit binary

3. Applicable devices

Oper- and Type	Bit Devices							Word Devices										Others									
	System User							Digit Specification				System User				Special Unit	Index		Con- stant	Real Number	Charac- ter String	Pointer					
	X	Y	M	T	C	S	D□.b	KnX	KnY	KnM	KnS	T	C	D	R	U□	G□	V	Z	Modify	K	H	E	"□"	P		
(S•)	✓	✓	✓			✓	▲																				
(D•)		✓	✓			✓														✓							
n1																					✓	✓					
n2														✓	✓						✓	✓					


▲: "D□.b" is available only in HCA8 and HCA8CPLCs. However, index modifiers (V and Z) are not available

Explanation of function and operation

1. 16-bit operation (SFTL and SFTLP)

For "n1" bits (shift register length) starting from (D•), "n2" bits are shifted leftward ([1] and [2] shown below).

After shift, "n2" bits from (S•) are transferred to "n2" bits from (D•) ([3] shown below).



Caution


Note that "n2" bits are shifted every time the command input turns ON from OFF in SFTLP instruction, but that "n2" bits are shifted in each operation cycle in SFTL instruction.


Error

If the transfer source (S) is equivalent to the shifted device (D) in HCA8/HCA8CPLCs, an operation error occurs (error code: K6710).

Program example (conditional stepping of 1-bit data)

By setting X000 to X007 to ON in turn, Y000 to Y007 are activated in turn. If the order is wrong, activation is disabled.





11.6.1 Replacement of SFT instruction in F1 and F2 Series

SFT instruction in F1/F2 PLCs corresponds to SFTL (FNC 35) instruction in HCA8/HCA8C PLCs as shown below:


1. F1 and F2 PLCs

M100: Input data

M101 to M117 (octal number): 15-step shift register

Circuit program


List program



```

0000 LD X000
0001 OUT M100
0002 LD X001
0003 SFT M100
0004 LD X002
0005 RST M100
    
```

2. HCA8 and HCA8C PLCs



11.7 FNC 36 – WSFR / Word Shift Right

Outline

This instruction shifts word devices with "n1" data length rightward by "n2" words.

1. Instruction format

FNC 36 WSFR	16-bit Instruction	Mnemonic	Operation Condition	32-bit Instruction	Mnemonic	Operation Condition
	9 steps	WSFR	Continuous Operation		-	
		WSFRP	Pulse (Single) Operation		-	

2.

2. Set data

Operand Type	Description	Data Type
(S•)	Head device number to be stored to the shift data after rightward shift	16-bit binary
(D•)	Head word device number storing data to be shifted rightward	16-bit binary
n1	Word data length of the shift data $n2 \leq n1 \leq 512$	16-bit binary
n2	Number of words to be shifted rightward $n2 \leq n1 \leq 512$	16-bit binary

3. Applicable devices

Oper- and Type	Bit Devices							Word Devices							Others									
	System User							Digit Specification				System User			Special Unit	Index			Con- stant	Real Number	Charac- ter String	Pointer		
	X	Y	M	T	C	S	D□.b	KnX	KnY	KnM	KnS	T	C	D	R	U□	V□	Z	Modify	K	H	E	"□"	P
(S•)							✓	✓	✓	✓	✓	✓	✓	✓	▲			✓						
(D•)								✓	✓	✓	✓	✓	✓	✓	▲			✓						
n1																			✓	✓				
n2													✓	✓					✓	✓				


▲: This function is supported only in HCA8/HCA8CPLCs.

Explanation of function and operation

1. 16-bit operation (WSFR and WSFRP)

For "n1" word devices starting from (D•), "n2" words are shifted rightward ([1] and [2] shown below).

After shift, "n2" words starting from (S•) are shifted to "n2" words starting from [(D•)+n1-n2] ([3] shown below)



Caution


Note that "n2" words are shifted when the drive input turns ON in WSFRP instruction, but that "n2" words are shifted in each operation cycle in WSFR instruction.

Error

If the transfer source (S•) is equivalent to the shifted device (D•), an operation error occurs (error code: K6710).

Program example

1. Shifting devices with digit specification



11.8 FNC 37 – WSFL / Word Shift Left

Outline

This instruction shifts the word data information leftward by the specified number of words.

1. Instruction format

FNC 37 WSFL		16-bit Instruction		Mnemonic	Operation Condition	32-bit Instruction	
P	9 steps	WSFL		Continuous Operation	-	-	
		WSFLP		Pulse (Single) Operation			

2. Set data

Operand Type	Description	Data Type
(S•)	Head device number to be stored to the shift data after leftward shift	16-bit binary
(D•)	Head word device number storing data to be shifted leftward	16-bit binary
n1	Word data length of the shift data $n2 \leq n1 \leq 512$	16-bit binary
n2	Number of words to be shifted leftward $n2 \leq n1 \leq 512$	16-bit binary

3. Applicable devices


Oper- and Type	Bit Devices							Word Devices										Others								
	System User							Digit Specification				System User				Special Unit		Index				Con-stant		Real Number	Charac-ter String	Pointer
	X	Y	M	T	C	S	D□.b	KnX	KnY	KnM	KnS	T	C	D	R	U□\G□	V	Z	Modify	K	H	E	"□"	P		
(S•)							✓	✓	✓	✓	✓	✓	✓	✓	▲			✓								
(D•)								✓	✓	✓	✓	✓	✓	✓	▲			✓								
n1																			✓	✓						
n2													✓	✓					✓	✓						

▲: This function is supported only in HCA8/HCA8CPLCs.

Explanation of function and operation

1. 16-bit operation (WSFL and WSFLP)

For "n1" word devices starting from (D•), "n2" words are shifted leftward ([1] and [2] shown below). After shift, "n2" words starting from (S•) are shifted to "n2" words starting from (D•) ([3] shown below)



Caution

Note that "n2" words are shifted every time the drive input turns ON from OFF in WSFLP instruction, but that


"n2" words are shifted in each operation cycle in WSFL instruction.

Error

If the transfer source (S•) is equivalent to the shifted device (D•), an operation error occurs (error code: K6710).

Program example

1. Shifting devices with digit specification



11.9 FNC 38 – SFWR / Shift Write [FIFO/FILO Control]

Outline

This instruction writes data for first-in first-out (FIFO) and last-in first-out (LIFO) control.

1. Instruction format

FNC 38 SFWR	16-bit Instruction		32-bit Instruction	
	Mnemonic	Operation Condition	Mnemonic	Operation Condition
P	SFWR	Continuous Operation	-	-
	SFWRP	Pulse (Single) Operation	-	-

2. Set data

Operand Type	Description	Data Type
(S)	Word device number storing data to be put in first	16-bit binary
(D)	Head word device number storing data (The first word device works as the pointer, and data is stored in (D) +1 and later)	16-bit binary
n	Number of store points plus "1" $2 \leq n \leq 512$	16-bit binary

*1. "+1" is required for the pointer.

3. Applicable devices

Oper- and Type	Bit Devices							Word Devices							Others									
	System User							Digit Specification				System User			Special Unit	Index		Con- stant	Real Number	Charac- ter String	Pointer			
	X	Y	M	T	C	S	D□.b	KnX	KnY	KnM	KnS	T	C	D	R	U□\G□	V	Z	Modify	K	H	E	"□"	P
(S)							✓	✓	✓	✓	✓	✓	✓	✓	▲	✓	✓	✓	✓	✓				
(D)								✓	✓	✓	✓	✓	✓	✓	▲			✓						
n																			✓	✓				


▲: This function is supported only in HCA8/HCA8CPLCs.

Explanation of function and operation

1. 16-bit operation (SFWR and SFWRP)

The contents of (S•) are written to "n-1" devices from (D•)+1, and "1" is added to the number of data stored in (D•)

For example, when (D•) = 0, the contents of (S•) are written to (D•)+1. When (D•) = 1, the contents of (S•) are written to (D•)+2.



- 1) When X000 turns ON from OFF, the contents of (S•) are stored to (D•)+1. So the contents of (D•)+1 become equivalent to (S•)
- 2) When the contents of (S•) are changed and then the command input is set to ON from OFF again, the new contents of (S•) are stored to (D•)+2. So the contents of (D•)+2 become equivalent to (S•) (When the continuous operation type SFWR instruction is used, the contents are stored in each operation cycle. Use the pulse operation type SFWRP instruction in programming.)
- 3) Data are stored from the right end in the same way, and the number of stored data is specified by the contents of the pointer (D•)

Related device

→ For the carry flag use method, refer to Subsection 6.5.2.

Device	Name	Description
M8022	Carry	When the contents of the pointer (D•) exceeds "n-1", no operation is executed (so data is not written) and the carry flag M8022 turns ON.

Related instructions

Instruction	Description
SFRD (FNC 39)	Shift read (for FIFO control)
POP (FNC212)	Shift last data read (for FILO control)

Caution

1. In the case of continuous operation type (SFWR) instruction
Note that data are stored (overwritten) in each scan time (operation cycle).

Program example

1. Example of first-in first-out control

→ For a program example of FILO, refer to Section 27.3.


In the example below, the shift write (SFWR) and shift read (SFRD) instructions are used.

1) Contents of operation

- In this circuit example, a product number to be taken out now is output according to "first-in first-out" rule while products which were put into a warehouse with their product numbers registered are taken out of the warehouse.

- The product number is hexadecimal, and up to 4 digits. Up to 99 products can be stored in the warehouse.

2) Program




The product number is input from X000 to X017, and transferred to D256.

Pointer

D257: Data register for storing the product number
D258 to D356 (99 points)

The product number of a product put into first is output to D357 in response to the request to put a product out of the warehouse.

The product number to be taken out is output to Y000 to Y017 in a four-digit hexadecimal number.



11.10 FNC 39 – SFRD / Shift Read [FIFO Control]

Outline

This instruction reads data for first-in first-out control.

1. Instruction format

FNC 39 SFRD		P	
16-bit Instruction	Mnemonic	Operation Condition	
7 steps	SFRD		Continuous Operation
	SFRDP		Pulse (Single) Operation

32-bit Instruction	Mnemonic	Operation Condition
	-	
	-	

2. Set data

Operand Type	Description	Data Type
(S•)	Head word device number storing data (The first word device works as the pointer, and data is stored in (S•) +1 and later.)	16-bit binary
(D•)	Word device number storing data taken out first $2 \leq n \leq 512$	16-bit binary
n	Number of store points plus "1" ^{*1} $2 \leq n \leq 512$	16-bit binary

*1. "+1" is required for the pointer.


3. Applicable devices


Oper- and Type	Bit Devices							Word Devices							Others									
	System User							Digit Specification				System User			Special Unit	Index		Con- stant	Real Number	Charac- ter String	Pointer			
	X	Y	M	T	C	S	D□.b	KnX	KnY	KnM	KnS	T	C	D	R	U□IG□	V	Z	Modify	K	H	E	"□"	P
(S•)								✓	✓	✓	✓	✓	✓	✓	✓	▲			✓					
(D•)								✓	✓	✓	✓	✓	✓	✓	✓	▲	✓	✓	✓					
n																			✓	✓				

▲: This function is supported only in HCA8/HCA8CPLCs.

Explanation of function and operation

1. 16-bit operation (SFRD and SFRDP) (S1•)+1 written in turn by SFWR (FNC 38) instruction is transferred (read) to (D•), and "n-1" words from (S1•)+1 are shifted rightward by 1 word. "1" is subtracted from the number of data, stored in (S•)





- 1) When the command input turns ON, the contents of $(S) + 1$ are transferred (read) to (D) .
- 2) Accompanied by this transfer, the contents of the pointer decrease, and the data on the left side are shifted rightward by 1 word. (When the continuous operation type SFRD instruction is used, the contents are stored in turn in each operation cycle. Use the pulse operation type SFRDP instruction in programming.)

Related device

→ For the zero flag use method, refer to Subsection 6.5.2.

Device	Name	Description
M8020	Zero	Data is always read from $(S) + 1$. When the contents of the pointer (S) become "0", the zero flag M8020 turns ON.

Related instructions

Instruction	Description
SFWR (FNC 38)	Shift write (for FIFO/FILO control)
POP (FNC212)	Shift last data read (for FILO control)

Caution

1. Data after reading was executed
The contents of $(S) + n$ do not change by reading.
2. In the case of continuous operation type (SFRD) instruction
Data is read in turn in each scan time (operation cycle), but the contents of $(S) + n$ do not change
3. When pointer (S) is 0
Data is not processed, and the contents of (D) do not change.











Program example

Refer to the program example provided for SFWR (FNC 38) instruction.

→ For the program example, refer to Section 11.9.

12. Data Operation – FNC 40 to FNC 49

FNC 40 to FNC 49 provide instructions for executing complicated processing for fundamental applied instructions FNC 10 to FNC 39 and for executing special processing.




FNC No.	Mnemonic	Symbol	Function	Reference
40	ZRST		Zone Reset	Section 12.1
41	DECO		Decode	Section 12.2
42	ENCO		Encode	Section 12.3
43	SUM		Sum of Active Bits	Section 12.4
44	BON		Check Specified Bit Status	Section 12.5
45	MEAN		Mean	Section 12.6
46	ANS		Timed Annunciator Set	Section 12.7
47	ANR		Annunciator Reset	Section 12.8
48	SQR		Square Root	Section 12.9
49	FLT		Conversion to Floating Point	Section 12.10

12.1 FNC 40 – ZRST / Zone Reset

Outline

This instruction resets devices located in a zone between two specified devices at one time. Use this instruction for restarting operation from the beginning after pause or after resetting control data.

1. Instruction format

	16-bit Instruction	Mnemonic	Operation Condition	32-bit Instruction	Mnemonic	Operation Condition
	5 steps	ZRST	 Continuous Operation		–	
		ZRSTP	 Pulse (Single) Operation		–	

2. Set data

Operand type	Description	Data type
(D1)	Head bit or word device number to be reset at one time	16-bit binary
(D2)	Last bit or word device number to be reset at one time	16-bit binary

(D1) ≤ (D2)
Specify same type of devices.

3. Applicable devices

Oper- and Type	Bit Devices						Word Devices										Others								
	System User						Digit Specification				System User				Special Unit		Index				Con- stant		Real Number	Charac- ter String	Pointer
	X	Y	M	T	C	S	D□.b	KnX	KnY	KnM	KnS	T	C	D	R	U□\G□	V	Z	Modify	K	H	E	"□"	P	
(D1·)	✓	✓				✓					✓	✓	✓	✓	▲			✓							
(D2·)	✓	✓				✓					✓	✓	✓	✓	▲			✓							

▲: This function is supported only in HCA8/HCA8CPLCs



Explanation of function and operation

1. 16-bit operation (ZRST and ZRSTP)

Same type of devices from (D1·) to (D2·) are reset at one time.


When (D1·) and (D2·) are bit devices

1) "OFF (reset)" is written to the entire range from (D1·) to (D2·) at one time.



When (D1·) and (D2·) are word devices


"K0" is written to the entire range from (D1·) to (D2·) at one time.



Related instructions


1. RST instruction

As an independent reset instruction for devices, RST instruction can be used for bit devices (Y, M and S) and word devices (T, C, D and R).



2. FMOV (FNC 16) instruction

FMOV (FNC 16) instruction is provided to write a constant (example: K0) at one time. By using this instruction, "0" can be written to word devices (KnY, KnM, KnS, T, C, D and R) at one time.



Cautions

1. Caution on specifying devices


Specify same type of devices in $(D1)$ and $(D2)$. The device number of $(D1)$ should be smaller than or equal to the device number of $(D2)$.

If the device number of $(D1)$ is larger than the device number of $(D2)$, only one device specified in $(D1)$ is reset.

2. When specifying high speed counters (C235 to C255)

ZRST instruction is handled as the 16-bit type, but 32-bit counters can be specified in $(D1)$ and $(D2)$. However, it is not possible to specify a 16-bit counter in $(D1)$ and specify a 32-bit counter in $(D2)$; $(D1)$ and $(D2)$ should be a same type


Example



Program example

1. When using devices in the latch area as non-latch type devices

In the program shown below, when the power of the PLC is turned ON or when the PLC mode is changed to RUN, the specified ranges of bit devices and word devices are reset at one time.



M500 to M599 are reset at one time.

C235 to C255 are reset at one time.
("0" is written to them, and their contacts are reset.)

S500 to S599 are reset at one time.

12.2 FNC 41 – DECO / Decode

Outline

This instruction converts numeric data into ON bit.

A bit number which is set to ON by this instruction indicates a numeric value.

1. Instruction format

FNC 41		16-bit Instruction			32-bit Instruction		
DECO		Mnemonic	Operation Condition		Mnemonic	Operation Condition	
	P	7 steps	DECO		-		
			DECOP		-		

2. Set data

Operand type	Description	Data type
(S•)	Data to be decoded or word device number storing data	16-bit binary
(D•)	Bit or word device number storing the decoding result	16-bit binary
n	Number of bits of device storing the decoding result (n = 1 to 8) (No processing is executed in the case of "n = 0".)	16-bit binary

3. Applicable devices

Oper- and Type	Bit Devices							Word Devices										Others						
	System User							Digit Specification				System User				Special Unit	Index		Con- stant	Real Number	Charac- ter String	Pointer		
	X	Y	M	T	C	S	D□.b	KnX	KnY	KnM	KnS	T	C	D	R	U□\G□	V	Z	Modify	K	H	E	"□"	P
(S•)	✓	✓	✓			✓					✓	✓	✓	✓	▲	✓	✓	✓	✓	✓				
(D•)		✓	✓			✓					✓	✓	✓	✓	▲			✓						
n																			✓	✓				

▲: This function is supported only in HCA8/HCA8CPLCs.

Explanation of function and operation

1. 16-bit operation (DECO and DECOP)


One bit among (D•) and (D•)+2n-1 is set to ON according to the (S•) value.

1) When (D•) is a bit device (1 ≤ n ≤ 8)

The numeric value (expressed in 2n, 1 ≤ n ≤ 8) of a device specified by (S•) is decoded to (D•)

- When all bits of (S•) are "0", the bit device (D•) turns ON.


- When "n" is "8", 28 points (= 256 bits which is the maximum value) are occupied.



2) When D is a word device (1 ≤ n ≤ 4)

The numeric value (expressed in 2ⁿ on the low-order side) of S is decoded to D.

- When all bits of S are "0", b0 of the word device D turns ON.
- In the case of "n ≤ 3", all of high-order bits of D become "0" (turn OFF).




Caution

- While the command input is OFF, the instruction is not executed. The activated decode output is held in the previous ON/OFF status.
- When "n" is "0", the instruction executes no processing.

Program example

1. When setting bit devices to ON according to the value of a data register


The value of D0 (whose current value is "14" in this example) is decoded to M0 to M15.



- When the value of b0 to b3 of D0 is "14 (= 0 + 2 + 4 + 8)", M14 (which is the 15th from M0) becomes "1" (turn ON).
 - When the value of D0 is "0", M0 becomes "1" (turns ON).
 - When "n" is set to "K4", either one point among M0 to M15 turns ON according to the value of D0 (0 to 15).
 - By changing "n" from K1 to K8, D0 can correspond to numeric values from 0 to 255.
- However, because the device range of (D•) is occupied for decoding accordingly, such device range should not be used for another control.

2. Turning ON the bit out of word devices according to the contents of bit devices

The value expressed by X000 to X002 is decoded to D0 (X000 and X001 are ON, and X002 is OFF in this example.).



- When the values expressed by X000 to X002 are "3 (= 1 + 2 + 0)", b3 (which is the 4th from b0) becomes 1 (turns ON).
- When all of X000 to X002 are "0" (OFF), b0 becomes "1" (turns ON).

12.3 FNC 42 – ENCO / Encode

Outline

This instruction obtains positions in which bits are ON in data.

1. Instruction format

16-bit Instruction		Mnemonic	Operation Condition	32-bit Instruction		Mnemonic	Operation Condition
FNC 42	ENCO	7 steps	Continuous Operation			-	
		ENCOP	Pulse (Single) Operation			-	

2. Set data

Operand type	Description	Data type
(S•)	Data to be encoded or word device number storing data	16-bit binary
(D•)	Word device number storing the encoding result	16-bit binary
n	Number of bits of device storing the encoding result (n = 1 to 8) (When "n" is "0", no processing is executed.)	16-bit binary

3. Applicable devices

Oper- and Type	Bit Devices							Word Devices							Others										
	System User							Digit Specification				System User			Special Unit	Index			Con-stant	Real Number	Charac-ter String	Pointer			
	X	Y	M	T	C	S	D□.b	KnX	KnY	KnM	KnS	T	C	D	R	U□	G□	V	Z	Modify	K	H	E	"□"	P
(S•)	✓	✓	✓			✓						✓	✓	✓	✓	▲	✓	✓	✓						
(D•)												✓	✓	✓	✓	▲	✓	✓	✓						
n																				✓	✓				

▲: This function is supported only in HCA8/HCA8CPLCs

Explanation of function and operation

1. 16-bit operation (ENCO and ENCOP)


The 2n bit of (S•) is encoded, and the result value is stored to (D•).


This instruction converts data into binary data according to a bit position in the ON status.

1) When (S•) is a bit device (1 ≤ n ≤ 8)

ON bit positions among "2n" bits (1 ≤ n ≤ 8) from (S•) are encoded to (D•). - When "n" is "8", 28 = 256 bits (which is the maximum value) are occupied.

- The encoding result of (D•) is "0" (OFF) from the most significant bit to the low-order bit "n".






2) When $(S \bullet)$ is a word device ($1 \leq n \leq 4$)

ON bit positions among "2n

" bits ($1 \leq n \leq 4$) from a device specified in $(S \bullet)$ are encoded to $(D \bullet)$ - The encoding result of $(D \bullet)$ is "0" (OFF) from the most significant bit to the low-order bit "n".



Cautions

1. When two or more bits are ON in the $(S \bullet)$ data
The low-order side is ignored, and only the ON position on the high-order side is encoded.
2. While the command input is OFF
The instruction is not executed. Activated encode outputs are latched in the previous ON/OFF status.

12.4 FNC 43 – SUM / Sum of Active Bits

Outline

This instruction counts the number of "1" (ON) bits in the data of a specified device.

1. Instruction format

FNC 43		16-bit Instruction		Mnemonic	Operation Condition	32-bit Instruction		Mnemonic	Operation Condition
D	S	SUM	P	5 steps	SUM		9 steps	DSUM	
					SUMP			DSUMP	

2. Set data

Operand type	Description	Data type
(S)	Word device number storing the source data	16- or 32-bit binary
(D)	Word device number storing the result data	16- or 32-bit binary

3. Applicable devices

Oper- and Type	Bit Devices							Word Devices										Others						
	System User							Digit Specification				System User				Special Unit	Index		Con-stant	Real Number	Charac-ter String	Pointer		
	X	Y	M	T	C	S	D□.b	KnX	KnY	KnM	KnS	T	C	D	R	U□\G□□	V	Z	Modify	K	H	E	"□"	P
(S)								✓	✓	✓	✓	✓	✓	✓	✓	▲	✓	✓	✓	✓	✓			
(D)									✓	✓	✓	✓	✓	✓	✓	▲	✓	✓	✓					



▲: This function is supported only in HCA8/HCA8CPLCs

Explanation of function and operation

1. 16-bit operation (SUM and SUMP)

The number of bits in the ON status in (S) is counted, and stored to (D).

• When all bits are OFF in (S) the zero flag M8020 turns ON




2. 32-bit operation (DSUM and DSUMP)

The number of bits in the ON status in [(S)+1, (S)] is counted, and stored to (D).

• The number of bits in the ON status are stored in (D), and K0 is stored in (D)+1.

• When all bits are OFF in [(S)+1, (S)], the zero flag M8020 turns ON.



3. Operation result $[D]$ according to the $[S]$ value (in 16-bit operation)


$[S]$																$[D]$	M8020 (zero flag)		
Bit device																			
b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0	Decimal	Hexadecimal		
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	2	2	
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	3	3	
0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	4	4	
0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	1	5	5	
0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	0	6	6	
0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	7	7	
0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	8	8	
0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	1	9	9	
0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	1	0	10	10	
0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	1	1	11	11	
⋮																⋮	⋮	⋮	OFF
1	1	1	1	1	1	1	1	1	1	1	1	1	0	1	1	-5	FFFB	15	OFF
1	1	1	1	1	1	1	1	1	1	1	1	1	1	0	0	-4	FFFC	14	OFF
1	1	1	1	1	1	1	1	1	1	1	1	1	1	0	1	-3	FFFD	15	OFF
1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0	-2	FFFE	15	OFF
1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	-1	FFFF	16	OFF

Caution

While the command input is OFF, the instruction is not executed.
 The output of the number of bits in the ON status is latched in the previous status.

Program example

When X000 is ON, the number of bits in the ON status in D0 is counted, and stored to D2



12.5 FNC 44 – BON / Check Specified Bit Status

Outline

This instruction checks whether a specified bit position in a specified device is ON or OFF.

1. Instruction format

FNC 44		16-bit Instruction		Mnemonic	Operation Condition	32-bit Instruction		Mnemonic	Operation Condition
D	BON	P	7 steps	BON	Continuous Operation		13 steps	DBON	Continuous Operation
				BONP	Pulse (Single) Operation			DBONP	Pulse (Single) Operation

2. Set data

Operand type	Description	Data type
(S)	Word device number storing the source data	16- or 32-bit binary
(D)	Bit device number to be driven	16- or 32-bit binary
n	Bit position to be checked [n: 0 to 15 (16-bit instruction), 0 to 31 (32-bit instruction)]	16- or 32-bit binary

3. Applicable devices

Oper- and Type	Bit Devices							Word Devices							Others									
	System User							Digit Specification				System User			Special Unit	Index		Con- stant	Real Number	Charac- ter String	Pointer			
	X	Y	M	T	C	S	D□.b	KnX	KnY	KnM	KnS	T	C	D	R	U□\G□	V	Z	Modify	K	H	E	"□"	P
(S)							✓	✓	✓	✓	✓	✓	✓	✓	▲2	✓	✓	✓	✓	✓				
(D)	✓	✓				▲1												✓						
n													✓	✓						✓	✓			

▲1: "D□.b" is available only in HCA8 and HCA8CPLCs. However, index modifiers (V and Z) are not available.

▲2: This function is supported only in HCA8/HCA8CPLCs.


Explanation of function and operation

1. 16-bit operation (BON and BONP)

The status (ON or OFF) of the bit "n" in (S) is output to (D).

[When the bit "n" is ON, (D•) is set to ON. When the bit "n" is OFF, (D•) is set to OFF.]

- When a constant (K) is specified as the transfer source (S•), it is automatically converted into the binary format.




2. 32-bit operation (DBON and DBONP)

The status (ON or OFF) of the bit "n" in [(S•)+1, (S•)] is output to (D•).


[When the bit "n" is ON, (D•) is set to ON. When the bit "n" is OFF, (D•) is set to OFF.]

- When a constant (K) is specified as the transfer source [(S•)+1, (S•)], it is automatically converted into the binary format.



Program example

When the bit 9 (n = 9) in D10 is "1" (ON), M0 is set to "1" (ON).



12.6 FNC 45 – MEAN / Mean

Outline

This instruction obtains the mean value of data.

1. Instruction format

FNC 45		16-bit Instruction		Mnemonic	Operation Condition	32-bit Instruction		Mnemonic	Operation Condition
D	P	7 steps	MEAN	Continuous Operation	13 steps	DMEAN	Continuous Operation	DMEANP	Pulse (Single) Operation
			MEANP	Pulse (Single) Operation					

2. Set data

Operand type	Description	Data type
(S•)	Head word device number storing data to be averaged	16- or 32-bit binary
(D•)	Word device number storing the mean value result	16- or 32-bit binary
n	Number of data to be averaged ($1 \leq n \leq 64$)	16- or 32-bit binary

3. Applicable devices

Oper- and Type	Bit Devices							Word Devices							Others									
	System User							Digit Specification				System User			Special Unit	Index		Constant	Real Number	Charac- ter String	Pointer			
	X	Y	M	T	C	S	D□.b	KnX	KnY	KnM	KnS	T	C	D	R	U□\G□	V	Z	Modify	K	H	E	"□"	P
(S•)							✓	✓	✓	✓	✓	✓	✓	✓	▲			✓						
(D•)								✓	✓	✓	✓	✓	✓	✓	▲	✓	✓	✓						
n													✓	✓					✓	✓				


▲: This function is supported only in HCA8/HCA8CPLCs

Explanation of function and operation

1. 16-bit operation (MEAN and MEANP)

The mean value of "n" 16-bit data from (S•) is stored to (D•)


- The sum is obtained as algebraic sum, and divided by "n".
- The remainder is ignored.



2. 32-bit operation (DMEAN and DMEANP)

The mean value of "n" 32-bit data from [(S•)+1, (S•)] is stored to [(D•)+1, (D•)]

- The sum is obtained as algebraic sum, and divided by "n".
- The remainder is ignored.



Caution


When a device number is exceeded, "n" is handled as a smaller value in the possible range.

Error

When "n" is any value outside the range from "1" to "64", an operation error (M8067) is caused.

Program example

The data of D0, D1 and D2 are summed, divided by "3", and then stored to D10.




12.7 FNC 46 – ANS / Timed Annunciator Set

Outline

This instruction sets a state relay as an annunciator (S900 to S999).

1. Instruction format



2. Set data

Operand type	Description	Data type
(S)	Timer number for evaluation time	16-bit binary
m	Evaluation time data [m = 1 to 32767 (unit: 100 ms)]	16-bit binary
(D)	Annunciator device to be set	16-bit binary

3. Applicable devices

Oper- and Type	Bit Devices							Word Devices							Others									
	System User							Digit Specification				System User			Special Unit	Index		Con- stant	Real Number	Charac- ter String	Pointer			
	X	Y	M	T	C	S	D□.b	KnX	KnY	KnM	KnS	T	C	D	R	U□\G□	V	Z	Modify	K	H	E	"□"	P
(S)																								
m																								
(D)																								

▲1 : T0 to T199

▲2 : S900 to S999



Explanation of function and operation

1. 16-bit operation

When the command input remains ON for equivalent to or longer than the evaluation time [m × 100 ms, timer (S)], (D) is set.

When the command input remains ON for less than the evaluation time [m × 100 ms] and then turns OFF, the current value of the timer for evaluation (S) is reset and (D) is not set.

When the command input turns OFF, the timer for evaluation is reset.



Related devices


Device	Name	Description
M8049	Enable annunciator	When M8049 is set to ON, M8048 and D8049 are valid.
M8048	Annunciator ON	When M8049 is ON and one of the state relays S900 to S999 is ON, M8048 turns ON.
D8049	Smallest state relay number in ON status	Among S900 to S999, the smallest state relay number in the ON status is stored.

Program example

1. Displaying a fault number using an annunciator

When the program for external fault diagnosis shown below is created and the content of D8049 (smallest state relay number in the ON status) is monitored, the smallest state relay number in the ON status from S900 to S999 is displayed.

If two or more faults are present at the same time, the next smallest fault number is displayed after the fault of the smallest fault number is cleared.



When M8049 turns ON, monitoring becomes valid.

If the forward end detection input X000 does not turn ON within 1 second after the forward movement output Y005 is driven, S900 turns ON.

If both the upper limit input X001 and the lower limit input X002 are OFF for 2 seconds or more due to a dog error, S901 turns ON.

The switch X004 is set to ON in one operation cycle of the machine. If the switch X004 is not set to ON while the continuous operation mode input X003 is ON in the machine whose tact time is less than 10 seconds, S902 turns ON.

When one among S900 to S999 turns ON, M8048 turns ON and the fault display output Y006 turns ON

A state relay which was set to ON by the external fault diagnosis program is set to OFF by the reset button

X007. Every time X007 is set to ON, an operation state relay in the ON status with the smallest device number is reset (set to OFF) in turn.

12.8 FNC 47 – ANR / Annunciator Reset

Outline

This instruction resets an annunciator (S900 to S999) in the ON status with the smallest number.

1. Instruction format

FNC 47 ANR		16-bit Instruction	Mnemonic	Operation Condition	32-bit Instruction	Mnemonic	Operation Condition
P	1 step		ANR			–	
			ANRP			–	

2. Set data

Operand type	Description	Data type
—	There is no set data.	—

3. Applicable devices

Oper- and Type	Bit Devices							Word Devices							Others								
	System User							Digit Specification				System User			Special Unit	Index			Con- stant	Real Number	Charac- ter String	Pointer	
	X	Y	M	T	C	S	D□.b	KnX	KnY	KnM	KnS	T	C	D	R	U□\G□	V	Z	Modify	K	H	E	"□"
—	There are no applicable devices.																						


Explanation of function and operation

1. 16-bit operation (ANR and ANRP)

When the command input turns ON, a state relay working as annunciator (S900 to S999) in the ON status is reset.

- If two or more state relays are ON, the state relay with the smallest number is reset.

When the command input is set to ON again, the state relay with the next smallest number is reset among state relays working as annunciators (S900 to S999) in the ON status.



Related devices

Device	Name	Description
M8049	Enable annunciator	When M8049 is set to ON, M8048 and D8049 are valid.
M8048	Annunciator ON	When M8049 is ON and either one among the state relays S900 to S999 is ON, M8048 turns ON.
D8049	Minimum state relay number in ON status	Among S900 to S999, the minimum number in the ON status is stored.

Caution

1. Execution in each operation cycle

- When ANR instruction is used, annunciators in the ON status are reset in turn in each operation cycle.
- When ANRP instruction is used, an annunciator in the ON status is reset only in one operation

Caution

1. Operation result

1) The obtained square root is an integer because the decimal point is ignored.


When the calculated value is ignored, M8021 (borrow flag) turns ON.

2) When the calculated value is true "0", M8020 (zero flag) turns ON

Program example

The square root of D10 is stored to D12.

The value of D10 is "100"



12.10 FNC 49 – FLT / Conversion to Floating Point

Outline

This instruction converts a binary integer into a binary floating point (real number).

1. Instruction format

FNC 49		16-bit Instruction	Mnemonic	Operation Condition	32-bit Instruction	Mnemonic	Operation Condition
D	FLT	5 steps	FLT	Continuous Operation	9 steps	DFLT	Continuous Operation
			FLTP	Pulse (Single) Operation		DFLTP	Pulse (Single) Operation

2. Set data

Operand type	Description	Data type
(S)	Data register number storing binary integer	16- or 32-bit binary
(D)	Data register number storing binary floating point (real number)	Real number (binary)

3. Applicable devices


Oper- and Type	Bit Devices							Word Devices							Others									
	System User							Digit Specification				System User			Special Unit	Index		Con- stant	Real Number	Charac- ter String	Pointer			
	X	Y	M	T	C	S	D□.b	KnX	KnY	KnM	KnS	T	C	D	R	U□\G□	V	Z	Modify	K	H	E	"□"	P
(S)																								
(D)																								

▲: This function is supported only in HCA8/HCA8CPLCs.

Explanation of function and operation


1. 16-bit operation (FLT and FLTP)

The binary integer data of (S) is converted into binary floating point (real number), and stored to [(D)+1(D)].



2. 32-bit operation (DFLT and DFLTP)

The binary integer data of $(S• + 1, S•)$ is converted into binary floating point (real number), and stored to $(D• + 1, D•)$.



Related instruction

Instruction	Description
INT(FNC129)	It is inverse of FLT instruction, and converts binary floating point into binary integer.

Caution

1. It is not necessary to convert a constant (K or H) into floating point value.

The value of a K or H specified in each instruction for binary floating point (real number) operation is automatically converted into binary floating point (real number). It is not necessary to convert such a constant using by FLT instruction.


(K and H cannot be specified in RAD, DEG, EXP and LOGE instructions.)

Program example


1. Arithmetic operations by binary floating point operations

The sequence program shown below is constructed as follows:

1) Calculation example



2) Sequence program



13. High Speed Processing – FNC 50 to FNC 59

FNC 50 to FNC 59 provide interrupt processing type high speed instructions that execute sequence control using the latest I/O information and utilize the high speed processing performance of the PLC.

FNC No.	Mnemonic	Symbol	Function	Reference
50	REF		Refresh	Section 13.1
51	REFF		Refresh and filter adjust	Section 13.2
52	MTR		Input Matrix	Section 13.3
53	HSCS		High speed counter set	Section 13.4
54	HSCR		High speed counter reset	Section 13.5
55	HSZ		High speed counter zone compare	Section 13.6
56	SPD		Speed Detection	Section 13.7
57	PLSY		Pulse Y Output	Section 13.8
58	PWM		Pulse Width Modulation	Section 13.9
59	PLSR		Acceleration/deceleration setup	Section 13.10

13.1 FNC 50 – REF / Refresh

Outline

This instruction immediately outputs the latest input (X) information or the current output (Y) operation result in the middle of a sequence program.

1. Instruction format

FNC 50 REF		16-bit Instruction	Mnemonic	Operation Condition	32-bit Instruction	Mnemonic	Operation Condition
	P	5 steps	REF REFF	Continuous Operation Pulse (Single) Operation		–	–

2. Set data

Operand Type	Description	Data Type
D	Head bit device (X or Y) number to be refreshed	Bit
n	Number of bit devices to be refreshed (FX3U/FX3UC: multiple of 8 in the range from 8 to 256, FX3G: multiple of 8 in the range from 8 to 128)	16-bit binary

3. Applicable devices

Oper- and Type	Bit Devices						Word Devices										Others								
	System User						Digit Specification				System User			Special Unit			Index				Constant		Real Number	Charac- ter String	Pointer
	X	Y	M	T	C	S	D□.b	KnX	KnY	KnM	KnS	T	C	D	R	U□G□	V	Z	Modify	K	H	E	"□"	P	
(D)	▲1	▲2																							
n																				▲3	▲3				


- ▲1: X000, X010 or X020: Up to the final input number (whose least significant digit number is "0")
- ▲2: Y000, Y010 or Y020: Up to the final output number (whose least significant digit number is "0")
- ▲3: HCA8/HCA8CPLCs: K8 (H8) or K16 (H10): Up to K256 (H100) (which is a multiple of 8)

Explanation of function and operation


1. 16-bit operation (REF and REFP)

1) When refreshing outputs (Y)

"n" points are refreshed from the specified output device (D). ("n" must be a multiple of 8.)




- When this instruction is executed, the output latch memory is refreshed to the output status in the specified range.



2) When refreshing inputs (X)


"n" points are refreshed from the specified input device (D). ("n" must be a multiple of 8.)



- If the input information is turned ON approximately 10 ms (response delay time of the input filter) before the instruction is executed, the input image memory turns ON when the instruction is

executed.

- In X000 to X017*1, the response delay time of the input filter can be changed.



Cautions

1. Setting the number of refreshed points "n"

Set a multiple of 8 such as "K8 (H8), K16 (H10) ...K256 (H100)". Any other numeric value causes an error.


2. Setting the head device number (D)

Make sure that the least significant digit number is "0" such as "X000, X010, X020 ..." or "Y000, Y010, Y020..."

Program examples


1. When refreshing inputs

Only X010 to X017 (8 points in total) are refreshed.



2. When refreshing outputs

Y000 to Y007, Y010 to Y017 and Y020 to Y027 (24 points in total) are refreshed



13.1.1 What should be understood before using the REF instruction

1. Changing the input filter

The input filter value is determined by the contents of D8020 (initial value: 10 ms).

Use the MOV instruction, etc. to adjust the value in D8020, which represents the input filter value. Target range: X000 to X017 (In inputs X020 and later, the input filter value is fixed at 10 ms and cannot be changed.)

(The target range is X000 to X007 in the HCA8-8X8Y..., HCA8C-8X8Y....)

2. Output response time

After the REF instruction is executed, the output (Y) sets the output signal to ON after the response time shown below.

→ For details, refer to the respective PLC Hardware Edition manual.

Target range: Y000 to highest connected output number

1) Relay output type

The output contact is activated after the response time of the output relay.

- Y000 and higher: Approximately 10 ms

2) Transistor output type

a) HCA8/HCA8C(D, DSS) PLC

- Y000, Y001 and Y002: 5µs or less (load current = 10 mA or more, 5 to 24V DC)

- Y003 and higher: 0.2ms or less (load current = 100 mA, 24V DC)

b) HCA8C-16X16YT PLC

- Y000, Y001, Y002 and Y003: 5µs or less (load current = 10 mA or more, 5 to 24V DC)

- Y004 and higher: 0.2ms or less (load current = 100 mA, 24V DC)

3. When using the REF instruction between FOR and NEXT instructions or between a pointer (with a lower step number) and CJ instruction (with a higher step number)

Inputs and outputs can be refreshed even when the input information or immediate output is required in the middle of a routine program during control.

4. When using the input interrupt (I) function

When executing interrupt processing accompanied by I/O operations, I/O refresh can be executed in the interrupt routine to receive the latest input (X) information and give the immediate output (Y) of the operation result so that dispersion caused by the operation time is improved


13.2 FNC 51 – REFF / Refresh and Filter Adjust

Outline

The digital input filter time of the inputs X000 to X017*1 can be changed using this instruction or D8020.

Using this instruction, the status of inputs X000 to X017*1 can be refreshed at an arbitrary step in the program for the specified input filter time, and then transferred to the image memory.

1. Instruction format

FNC 51		16-bit Instruction		32-bit Instruction	
Mnemonic	Operation Condition	Mnemonic	Operation Condition	Mnemonic	Operation Condition
REF	 Continuous Operation Pulse (Single) Operation	REF	-	-	-
REFFP		REFFP		-	

2. Set data

Operand Type	Description	Data Type
n	Digital input filter time [K0 to K60 (H0 to H3C) × 1 ms]	16-bit binary

3. Applicable devices


Oper- and Type	Bit Devices							Word Devices							Others									
	System User							Digit Specification				System User			Special Unit	Index			Con- stant	Real Number	Charac- ter String	Pointer		
	X	Y	M	T	C	S	D□.b	KnX	KnY	KnM	KnS	T	C	D	R	U□\G□	V	Z	Modify	K	H	E	"□"	P
n													✓	✓					▲	▲				

▲: K0 (H0) to K60 (H3C)

Explanation of function and operation

1. 16-bit operation (REFF and REFFP)

16 inputs from X000 to X017*1 in the image memory are refreshed at the digital input filter time [n × 1 ms].



- When the input turns ON "n × 1 ms" before the instruction is executed, the image memory is set to ON.

When the input turns OFF "n × 1 ms" before the instruction is executed, the image memory is set to OFF.

- When the command input is ON, the REFF instruction is executed in each operation cycle.
- When the command input is OFF, the REFF instruction is not executed, and the input filter of X000 to X017*1 uses the set value of D8020 (which is the value used during input processing).

*1. X000 to X007 in the HCA8-8X8Y□, HCA8C-8X8Y□.

Cautions

1. Setting the filter time "n"

Set "n" within the range from K0 (H0) to K60 (H3C) [0 to 60 ms].

2. Function of the input filter

A digital filter is built into the inputs X000 to X017*1

. The filter time can be changed in 1 ms units within the range from 0 to 60 ms using applied instructions. When the filter time is set to "0", the input filter value is as follows.

Input number	Input filter value when set to "0"
X000 to X005	5 μs*2
X006, X007	50 μs
X010 to X017*3	200 μs*3

*1. X000 to X007 in the HCA8-8X8Y□, HCA8C-8X8Y□...


*2. When setting the input filter time to "5 μs", perform the following actions:

- Make sure that the wiring length is 5 m or less.
- Connect a bleeder resistor of 1.5 kΩ (1 W or more) to the input terminal, and make sure that the load current in the open collector transistor output of the external equipment is 20 mA or more including the input current of the main unit.

*3. The filter time is fixed to 10 ms in X010 to X017 when the HCA8-8X8Y□, HCA8C-8X8Y□ is used.

Program example

1. Relationship between the program and the filter time



*4. X000 to X007 in the HCA8-8X8Y□, HCA8C-8X8Y□

13.2.1 What should be understood before using REFF instruction

Generally, a C-R filter of approximately 10 ms is provided for inputs in PLCs as countermeasures against chattering and noise at the input contacts.


A digital filter is provided for the inputs X000 to X017*1 in HCA8CPLCs. The digital filter value can be changed within the range from 0 to 60 ms using applied instructions....

*1. X000 to X007 in the HCA8-8X8Y□, HCA8C-8X8Y□

1. How to change the digital filter (executing END instruction)

The input filter initial value (10 ms) for X000 to X017*2 is set in special data register D8020.

By changing this value using the MOV instruction, etc., the input filter value for X000 to X017*2 which is used during execution of the END instruction can be changed..



*2. X000 to X007 in the HCA8-8X8Y□, HCA8C-8X8Y□.

2. Instruction in which the digital filter is automatically changed

Regardless of the change in the filter time executed by the REFF instruction, when the following functions and instruction are executed, the input filter value is automatically changed (to 5 μs in X000 to X005 and 50 μs in X006 and X007).

However, if the digital filter is used in any other functions or instructions than the ones listed, the digital filter uses the time set in D8020. As a result, the program will not run correctly if the ON or OFF duration of the corresponding input signal is less than the input filter time.

- Input of interrupt pointer specified in the input interrupt function
- Input used in a high speed counter
- Input used in the SPD (FNC 56) instruction

13.3 FNC 52 – MTR / Input Matrix

Outline

This instruction reads matrix input as 8-point input x"n"-point output (transistor) in the time division method.

1. Instruction format

FNC 52 MTR	16-bit Instruction	Mnemonic	Operation Condition	32-bit Instruction	Mnemonic	Operation Condition
	9 steps	MTR	Continuous Operation		-	-

2. Set data

Operand Type	Description	Data Type
(S)	Input device (X) number of matrix signal input X000, X010, X020 ... final input device number (Only "0" is allowed in the least significant digit of device numbers.)	Bit
(D1)	Head device (Y) number of matrix signal output Y000, Y010, Y020 ... final output device number (Only "0" is allowed in the least significant digit of device numbers.)	Bit
(D2)	Head bit device (Y, M or S) number of ON output destination Y000, Y010, Y020 ... final Y number, M000, M010, M020 ... final M number or S000, S010, S020 ... final S number (Only "0" is allowed in the least significant digit of device numbers.)	Bit
n	Number of columns in matrix input (K2 to K8 or H2 to H8)	16-bit binary

3. Applicable devices


Oper- and Type	Bit Devices							Word Devices										Others							
	System User							Digit Specification				System User			Special Unit	Index			Constant	Real Number	Character String	Pointer			
	X	Y	M	T	C	S	D□.b	KnX	KnY	KnM	KnS	T	C	D	R	U□\V□□	V	Z	Modify	K	H	E	"□"	P	
(S)	✓																								
(D1)		✓																							
(D2)		✓	✓			✓																			
n																				✓	✓				

Explanation of function and operation

1. 16-bit operation (MTR)



An input signal of 8 points x"n" columns is controlled in the time division method using 8

inputs (S) and "n" transistor outputs (D1). Each column is read in turn, and then output to (D2)



- For each output, the I/O processing is executed immediately in turn in interrupt at every 20 ms under consideration of the input filter response delay of 10 ms.
- The figure below shows an example of the HCA8series main unit (sink input/sink output). For writing details, refer to the following manuals of the PLC used.

- HCA8Hardware Edition
- HCA8CHardware Edition



Related device

Device	Name	Description
M8029	Instruction execution complete	Turns ON after the first cycle operation.

Cautions

- Number of occupied devices
 - Eight input points are occupied from the input device number specified in **(S)**
 - "n" output points are occupied from the output device number specified in **(D1)**
 When specifying the output in **(D2)**, make sure that "n" output numbers specified in **(D1)** does not overlap the output specified in **(D2)**

2. Wiring

One diode of 0.1 A/50 V is required for each switch.

3. Output format

Use the transistor output format

Program example


n=Three outputs (Y020, Y021 and Y022) are set to ON in turn repeatedly.

Every time an output is set to ON, eight inputs in the 1st, 2nd and 3rd columns are received in turn repeatedly, and stored to M30 to M37, M40 to M47 and M50 to M57 respectively.

In this program example, the HCA8series main unit (sink input/sink output) is used. For writing details, refer to the following manuals of the PLC used.

→ **HCA8Hardware Edition**

→ **HCA8CHardware Edition**




13.3.1 Operation and cautions for MTR instruction

1. Command input

1) Setting the command input to normally ON

For the MTR instruction, set the command input to normally ON



2. Input numbers used in MTR instruction

1) Inputs available in MTR instruction

Use inputs X020 and later under normal conditions.

2) When using the inputs X000 to X017*1


The receiving speed is higher. Because the output transistor recovery time is long and the input sensitivity is high, however, erroneous input pulses may be counted.

To prevent erroneous input pulses, connect pull-up resistors (3.3 kΩ/0.5 W) to transistor outputs used in MTR instruction.

For pull-up resistors, use the power supply shown in the table below.

	Power supply used for pull-up resistors
AC power type PLC	Service power supply
DC power type PLC	Power supply for driving PLC


The figure below shows an example of the HCA8Series main unit (sink input/sink output).



*1. X000 to X007 in the HCA8-8X8Y□ and HCA8C-8X8Y□.

3. ON/OFF duration of input signals

Because 64 input points (8 rows x8 columns) are received in a cycle of 80 or 160 ms, the ON/OFF duration of each input signal should be greater than or equal to the value shown below:



*1. X000 to X007 in the HCA8-8X8Y□ and HCA8C-8X8Y□.

*2. X010 and later in the HCA8-8X8Y□ and HCA8C-8X8Y□


13.4 FNC 53 – HSCS / High Speed Counter Set

Outline

This instruction compares a value counted by a high speed counter with a specified value, and immediately sets an external output (Y) if the two values are equivalent each other.

→ For the counter interrupt using HSCS instruction, refer to Section 35.6.

1. Instruction format

D	FNC 53	16-bit Instruction	Mnemonic	Operation Condition	32-bit Instruction	Mnemonic	Operation Condition
	HSCS		-		13 steps	DHSCS	 Continuous Operation

2. Set data

Operand Type	Description	Data Type
(S1)	Data to be compared with the current data value of a high-speed counter or word device number.	32-bit binary
(S2)	Device number of a high speed counter [C235 to C255]	32-bit binary
(D)	Bit device number to be set to ON when the compared two values are equivalent to each other	Bit

3. Applicable devices

Oper- and Type	Bit Devices							Word Devices							Others									
	System User							Digit Specification				System User			Special Unit	Index			Constant	Real Number	Charac- ter String	Pointer		
	X	Y	M	T	C	S	D□.b	KnX	KnY	KnM	KnS	T	C	D	R	U□\G□	V	Z	Modify	K	H	E	"□"	P
(S1)								✓	✓	✓	✓	✓	✓	✓	✓	▲2			✓	✓				
(S2)													✓						✓					
(D)		✓	✓				▲1												✓					▲3

▲1: "D□.b" is available only in HCA8 and HCA8CPLCs. However, index modifiers (V and Z) are not available.

▲2: This function is supported only in HCA8/HCA8CPLCs.

▲3: When using the counter interrupt function in HCA8/HCA8CPLCs, specify an interrupt pointer.


→ For counter interrupt using HSCS instruction, refer to Section 35.6.

Explanation of function and operation

1. 32-bit operation (DHSCS)


When the current value of a high speed counter (C235 to C255) specified in (S2) becomes the comparison value [(S1)+1, (S1)] (for example, when the current value changes from "199" to "200" or from "201" to "200" if the comparison value is K200), the bit device (D) is set to ON without regard to the operation cycle.

This instruction is executed after the counting processing in the high speed counter.



Operation

When the current value of the high speed counter C255 changes from "99" to "100" or from "101" to "100", Y010 is set to ON (output refresh).



Related instructions

The following instructions can be combined with high speed counters:

Instruction	FNC No.	Instruction name
DHSCS	FNC 53	High speed counter set
DHSCR	FNC 54	High speed counter reset
DHSZ	FNC 55	High speed counter zone compare
DHCMOV	FNC189	High speed counter move
DHSCT	FNC280	High speed counter compare with data table

Cautions

1. Selection of the count comparison method

1) HCA8/HCA8CPLC

When the HSCS instruction is used in HCA8/HCA8CPLCs, hardware counters (C235, C236, C237, C238, C239, C240, C244 (OP), C245 (OP), C246, C248 (OP), C251 and C253) are automatically switched to software counters, and the maximum frequency and total frequency of each counter are affected.

Refer to the counting operation described below, and select according to the contents of control whether to use HSCS instruction or general-purpose comparison instruction.

a) Case to select DHSCS instruction


- When the output should be given when the counting result becomes equivalent to the comparison value without regard to the scan time of the PLC

b) Cases to select a general-purpose comparison instruction

- When the required frequency is beyond the counting performance of the software counters

- When counting is regarded as important, but the effect of the scan time can be ignored in operations according to the counting result

- When the number of an instruction is more than 32



2. Device specification range

Only high speed counters (C235 to C255) can be specified as **S•**


3. Only 32-bit operation instructions are available.

Because instructions for high speed counters are dedicated to 32 bits, make sure to input "DHSCS (FNC 53)".

4. Priority order in operation among HSCS (FNC 53), HSCR (FNC 54), and HSZ (FNC 55) instructions for a same high speed counter
 - For details, refer to "6. Priority order in operations among HSCS (FNC 53), HSCR (FNC 54), and HSZ (FNC 55) instructions for the same high speed counter" in Subsection 13.4.1.
5. Reset operation by an external terminal
 - For details, refer to "5. Reset operation by an external terminal" in Subsection 13.4.1.
6. For other cautions on using HSCS instruction, refer to the description later.
 - For details, refer to the next page.

Program example

With regard to the current value of a counter, different outputs (Y) are arbitrary set to ON by two values



13.4.1 Common cautions on using instructions for high speed counter

DHSCS (FNC 53), DHSCR (FNC 54), DHSZ (FNC 55) and DHSCCT (FNC280) instructions are provided for high speed counters.

This section explains common cautions for these instructions.

1. Limitation in the number of an instruction in a program

1) HCA8/HCA8CPLC

DHSCS, DHSCR and DHSZ instructions can be used as many times as necessary in the same way as general instructions. However, the number of simultaneously driven instructions is limited. The DHSCCT instruction can be used only once in any program.

Instruction	Limitation in number of instructions driven at same time
DHSCS	32 instructions including DHSCS instruction
DHSCR	
DHSZ*1	
DHSCT*1	Only 1 (This instruction can be used only once.)

2. Response frequency of high speed counters

When the DHSZ or DHSCT instruction is used in HCA8/HCA8CPLCs, the maximum response frequency and total frequency of every software counter are limited.

→ **For the maximum response frequency and total frequency in HCA8/HCA8CPLCs, refer to Subsection 4.7.10.**

3. Specification of output numbers (Y)


When using the same instruction for high speed counter repeatedly or when driving two or more other instructions for high speed counter at the same time, specify such output devices (Y) whose high-order two digits are the same (in units of 8 devices).

1) When using devices of the same number (in units of 8 devices)

Example: When using Y000, specify Y000 to Y007. When using Y010, specify Y010 to Y017.

2) When using two or more instructions for high speed counter and non-consecutive output (Y) numbers

A program example is shown below:



When C255 reaches K100, the output Y000 is driven by interrupt. Y010 is driven when END processing is executed.

If interrupt drive is required, use an output number in the range from Y001 to Y007 whose high-order two digits are equivalent.

4. Caution on the counting operation when the current value is changed

An instruction for the high speed counter gives the comparison result when a pulse is input to the input (X) of the high speed counter.

However, the comparison result is not given when the current value of the high speed counter is changed in the following method:

1) Change method (examples)

a) Overwriting the contents of a word device used as the comparison value using DMOV instruction, etc.

b) Resetting the current value of a high speed counter in a program

2) Operation

Even if the condition for setting the output to ON or OFF is given as the comparison result, the comparison result does not change when an instruction is simply driven.


5. Reset operation by an external terminal [M8025*1: HSC (external reset) mode]

For a high speed counter equipped with an external reset terminal (R) such as C241, an instruction is executed and the comparison result is output at the rising edge of the reset input signal.

1) Program

If an instruction for the high speed counter is used while M8025 *1 is driven, the instruction is executed again when the current value of the high speed counter C241 is cleared by an external reset terminal.

And the comparison result is output even if a counting input is not given.



*1. M8025 is cleared when the PLC mode is changed from RUN to STOP.

6. Priority order in operations among HSCS (FNC 53), HSCR (FNC 54), and HSZ (FNC 55) instructions for the same high speed counter


1) HCA8/HCA8CPLC

When the same comparison value is used for the same high speed counter in the HSCS, HSCR and HSZ instructions, reset (self-reset) of the comparison target high speed counter for the HSCR instruction is executed with the highest priority (as shown in the table below).

In this case, the comparison results do not change in HSCS, HSCR, and HSZ instructions whose comparison value is programmed to be the same as the comparison value for self-reset by HSCR instruction.


To change the comparison results, set the comparison value to "K0".2) Operation

When the external reset input X001 turns ON while the current value of C241 is "100", for example, the current value of C241 is reset to "0". And Y000 is reset at this time even if a counting input is not given.



Program sequence	Processing sequence		
	HCA8/HCA8C	HCA5	HCA1/HCA2
DHSCS (1)	DHSCR (6) (self-reset)	DHSCS (1)	DHSCS (1)
DHSCS (2)	DHSZ (4)	DHSCS (2)	DHSCS (2)
DHSCR (3)	DHSCS (1)	DHSCR (3)	DHSCR (3)
DHSZ (4)	DHSCS (2)	DHSZ (4)	DHSZ (4)
DHSCR (5)	DHSCR (3)	DHSCR (5)	DHSCR (5)
DHSCR (6) (self-reset)	DHSCR (5)	DHSCR (6) (self-reset)	DHSCR (6) (self-reset)

Operation of HCA8/HCA8CPLC




*1. To change the comparison results by the instructions (1) to (3) and (5), change the comparison value "K500" in the instructions (1) to (3) and (5) to "K0".

*2. To set Y005 to ON in the HSZ instruction (4), set a value smaller than the comparison value "K500".

However, due to the response delay at the output, the output may not operate within the short time before the counter's present value is reset to "0".

Operation of HCA1/HCA2/HCA3 PLC [reference]



*1. Due to the response delay at the output, the output may not operate within the short time before the counter's present value is reset to "0".

13.5 FNC 54 – HSCR / High Speed Counter Reset

Outline

This instruction compares the value counted by a high speed counter with a specified value at each count, and immediately resets an external output (Y) when both values become equivalent to each other.

1. Instruction format

D	FNC 54	16-bit Instruction	Mnemonic	Operation Condition	32-bit Instruction	Mnemonic	Operation Condition
	HSCR		-	13 steps		DHSCR	Continuous Operation

2. Set data

Operand Type	Description	Data Type
(S1)	Data to be compared with the current value of a high speed counter or word device number storing the data to be compared	32-bit binary
(S2)	Device number of a high speed counter [C235 to C255]	32-bit binary
(D)	Bit device number to be reset (set to OFF) when both values become equivalent each other.	Bit

3. Applicable devices

Oper- and Type	Bit Devices						Word Devices										Others							
	System User						Digit Specification				System User		Special Unit		Index		Constant		Real Number	Charac- ter String	Pointer			
	X	Y	M	T	C	S	D□.b	KnX	KnY	KnM	KnS	T	C	D	R	U□\G□	V	Z	Modify	K	H	E	"□"	P
(S1•)								✓	✓	✓	✓	✓	✓	✓	✓	▲3		✓	✓	✓	✓			
(S2•)												✓						✓						
(D•)		✓	✓			✓	▲1						▲2					✓						

▲1: "D□.b" is available only in HCA8 and HCA8CPLCs. However, index modifiers (V and Z) are not available.


▲2: The same counter as (S2•) can be specified also. (Refer to the program example shown later.)

▲3: This function is supported only in HCA8/HCA8CPLCs

Explanation of function and operation


1. 32-bit operation (DHSCR)

When the current value of a high speed counter (C235 to C255) specified in (S2•) becomes the comparison value [(S1•) + 1, (S1•)] (for example, when the current value changes from "199" to "200" or from "201" to "200" if the comparison value is K200), the bit device (D•) is reset (set to OFF) regardless of the operation cycle. In this instruction, the comparison processing is executed after the counting processing in the high speed counter.



Operation

When the present value of the high speed counter C255 changes (counts) from "99" to "100" or from "101" to "100", Y010 is reset (output refresh).



Related instructions

The following instructions can be combined with high speed counters:

Instruction	FNC No.	Instruction name
DHSCS	FNC 53	High speed counter set
DHSCR	FNC 54	High speed counter reset
DHSZ	FNC 55	High speed counter zone compare
DHCMOV	FNC189	High speed counter move
DHSCT	FNC280	High speed counter compare with data table

Cautions

1. Selection of the count comparison method

1) HCA8/HCA8CPLC

When the HSCR instruction is used in HCA8/HCA8CPLCs, hardware counters (C235, C236, C237, C238, C239, C240, C244 (OP), C245 (OP), C246, C248 (OP), C251 and C253) are automatically switched to software counters, and the maximum frequency and total frequency of each counter are affected.

Refer to the counting operation described below, and select according to the contents of control whether to use HSCR instruction or general-purpose comparison instruction.

a) Case to select DHSCR instruction


- When the output should be given when the counting result becomes equivalent to the comparison value regardless of the scan time of the PLC

b) Cases to select a general-purpose comparison instruction

- When the required frequency is beyond the counting performance of software counters

- When counting is important, but the effect of the scan time can be ignored in operations depending on the counting result

- When the number in an instruction is more than 32



2. Only 32-bit operation instructions are available.

Because instructions for high speed counters are dedicated to 32 bits, make sure to input "DHSCR (FNC 54)".

3. Priority order in operation among HSCS (FNC 53), HSCR (FNC 54), and HSZ (FNC 55)

instructions for the same high speed counter

→ **For details, refer to "6. Priority order in operations among HSCS (FNC 53), HSCR (FNC 54), and HSZ (FNC 55) instructions for the same high speed counter" in Subsection 13.4.1.**

4. Reset operation by an external terminal

→ **For details, refer to "5. Reset operation by an external terminal [M8025*1: HSC (external reset) mode]" in Subsection 13.4.1.**


5. Other cautions on using HSCR instruction

→ **For details, refer Subsection 13.4.1**

Program example

1. Example of self-reset circuit

When the current value of C255 becomes "400", C255 is immediately reset. Its current value becomes "0", and the output contact is set to OFF.




13.6 FNC 55 – HSZ / High Speed Counter Zone Compare

Outline

This instruction compares the current value of a high speed counter with two values (one zone), and outputs the comparison result to three bit devices (refresh).

- For the table high speed comparison mode, refer to Subsection 13.6.2.
- For the frequency control mode, refer to Subsection 13.6.3.

1. Instruction format



2. Set data

Operand Type	Description	Data Type
S1*	Data to be compared with the current value of a high speed counter or word device number storing data to be compared (comparison value 1)	32-bit binary
S2*	Data to be compared with the current value of a high speed counter or word device number storing data to be compared (comparison value 2)	32-bit binary
S*	Device number of a high speed counter [C235 to C255]	32-bit binary
D*	Head bit device number to which the comparison result is output based on upper and lower comparison values	Bit

3. Applicable devices

Oper- and Type	Bit Devices							Word Devices										Others						
	System User							Digit Specification				System User				Special Unit	Index		Constant		Real Number	Charac- ter String	Pointer	
	X	Y	M	T	C	S	D□.b	KnX	KnY	KnM	KnS	T	C	D	R	U□\G□	V	Z	Modify	K	H	E	"□"	P
S1*							✓	✓	✓	✓	✓	✓	✓	✓	▲2	✓	✓		✓	✓				
S2*							✓	✓	✓	✓	✓	✓	✓	✓	▲2	✓	✓		✓	✓				
S*													✓					✓						
D*		✓	✓			✓	▲1											✓						

▲1: "D□.b" is available only in HCA8and HCA8CPLCs. However, index modifiers (V and Z) are

not available.


▲2: This function is supported only in HCA8/HCA8CPLCs

Explanation of function and operation

1. 32-bit operation (DHSZ)

The current value of a high speed counter (C235 to C255) specified in $(S \bullet)$ is compared with two comparison points (comparison value 1 and comparison value 2). Based on the comparison result, "smaller than the lower comparison value", "inside the comparison zone" or "larger than the upper comparison value", one among $(D \bullet)$, $(D \bullet)+1$ and $(D \bullet)+2$ is set to ON regardless of the operation cycle.

In this instruction, the comparison processing is executed after the count processing in the high speed counter.



Comparison points


Make sure that the comparison value 1 and the comparison value 2 have the following relationship:

$$[(S1 \bullet) + 1, (S1 \bullet)] \leq [(S2 \bullet) + 1, (S2 \bullet)]$$

Comparison point	Contents (32 bits)
Comparison value 1	$(S1 \bullet) + 1, (S1 \bullet)$
Comparison value 2	$(S2 \bullet) + 1, (S2 \bullet)$

Operation

When the current value of the high speed counter C251 changes (counts) as shown below, the comparison result is output to one of the outputs Y000, Y001 or Y002.



Comparison pattern	Current value of C251	Change of output contact (Y)		
		Y000	Y001	Y002
$(S_1) > (S)$	$1000 > (S)$	ON	OFF	OFF
	$999 \rightarrow 1000$	ON \rightarrow OFF	OFF \rightarrow ON	OFF
	$999 \leftarrow 1000$	OFF \rightarrow ON	ON \rightarrow OFF	OFF
$(S_1) \leq (S) \leq (S_2)$	$999 \rightarrow 1000$	ON \rightarrow OFF	OFF \rightarrow ON	OFF
	$999 \leftarrow 1000$	OFF \rightarrow ON	ON \rightarrow OFF	OFF
	$1000 \leq (S) \leq 2000$	OFF	ON	OFF
	$2000 \rightarrow 2001$	OFF	ON \rightarrow OFF	OFF \rightarrow ON
	$2000 \leftarrow 2001$	OFF	OFF \rightarrow ON	ON \rightarrow OFF
	$2000 \rightarrow 2001$	OFF	ON \rightarrow OFF	OFF \rightarrow ON
$(S) < (S_2)$	$2000 \leftarrow 2001$	OFF	OFF \rightarrow ON	ON \rightarrow OFF
	$(S) > 2000$	OFF	OFF	ON

Related instructions

The following instructions can be combined with high speed counters:

Instruction	FNC No.	Instruction name
DHSCS	FNC 53	High speed counter set
DHSCR	FNC 54	High speed counter reset
DHSZ	FNC 55	High speed counter zone compare
DHCMOV	FNC189	High speed counter move
DHSCT	FNC280	High speed counter compare with data table

Cautions

1. Selection of the count comparison method

1) HCA8/HCA8CPLC

When the HSZ instruction is used in HCA8/HCA8CPLCs, hardware counters (C235, C236, C237, C238, C239, C240, C244 (OP), C245 (OP), C246, C248 (OP), C251 and C253) are automatically switched to software counters, and the maximum frequency and total frequency of each counter are affected.


Refer to the counting operation described below, and select according to the contents of control whether to use DHSZ instruction or general-purpose comparison instruction.

a) Case to select DHSZ instruction

- When the output should be given when the counting result becomes equivalent to the comparison value regardless of the scan time of the PLC

b) Cases to select a general-purpose comparison instruction

- When the required frequency is beyond the counting performance of software counters
- When counting is important, but the effect of the scan time can be ignored in operations depending on the counting result
- When the number in an instruction is more than 32



2. Device specification range

Only high speed counters (C235 to C255) can be specified as $(S\bullet)$

3. Only 32-bit operation instructions are available.

Because instructions for high speed counters are dedicated to 32 bits, make sure to input "DHSZ (FNC 55)".

4. Caution on values set in the comparison value 1 $(S1\bullet)$ and comparison value 2 $(S2\bullet)$

Make sure that $(S1\bullet)$ is smaller than or equivalent to $(S2\bullet)$

5. Relationship between the comparison timing and the result output

1) DHSZ instruction executes comparison and outputs the result only when a counting pulse is input to a high speed counter.

(When $(S1\bullet)$ is "1000" and $(S2\bullet)$ is "1999", the output $(D\bullet)$ is set to ON as soon as the current value of C235 changes from "999" to "1000" or from "1999" to "2000".)

2) Because the comparison result cannot be obtained when restoring the power or when the PLC mode

switches from STOP to RUN, the result is not output even if the comparison condition is provided.

→ **For details, refer to "13.6.1 Program in which comparison result is set to ON when power is turned ON [ZCP (FNC 11) instruction]"**

6. Priority order in operation among HSCS (FNC 53), HSCR (FNC 54), and HSZ (FNC 55)

instructions for a same high speed counter

→ **For details, refer to "6. Priority order in operation among HSCS (FNC 53), HSCR (FNC 54), and HSZ (FNC 55) instructions for a same high speed counter" in Subsection 13.4.1.**

7. Reset operation by an external terminal

→ **For details, refer to "5. Reset operation by an external terminal [M8025*1: HSC (external reset) mode]" in Subsection 13.4.1.**

8. Number of occupied devices

1) The comparison value occupies two devices from $(S1\bullet)$ or $(S2\bullet)$ respectively

2) The output occupies three devices from $(D\bullet)$

13.6.1 Program in which comparison result is set to ON when power is turned ON [ZCP (FNC 11)

instruction]


DHSZ instruction outputs the comparison result only when a counting pulse is input. Even if the current value of C235 is "0", Y010 remains OFF at the time of startup.

For initializing Y010, compare the current value of C235 with K1000 and K1200 and drive Y010 by DZCPP instruction (for general zone comparison) as pulse operation only at the time of startup.


Refer to the program example shown below.

Explanation of operation

The outputs Y010 to Y012 are as shown below:




Program example



Timing chart

In the part [1] in the timing chart, Y010 remains OFF if the current value of a high speed counter (C235 in the example below) is "0" when restoring the power.

- 1) For initializing Y010, the current value of C235 is compared with K1000 and K1200, and Y010 is driven using the DZCPP instruction (for general zone comparison) as pulse operation only upon startup.
- 2) The comparison result in Y010 is latched until an input pulse is input and the comparison output is driven by the DHSZ instruction.
- 3) According to the current value of the counter, the DHSZ instruction drives the output (A), (B) or (C)



13.6.2 Table high speed comparison mode (M8130)

This section explains the table high speed comparison mode (high speed pattern output) of the DHSZ instruction.

When two or more outputs should be activated at one time, use the HSCT instruction which can change up to 16 outputs.


1. Set data

Operand Type	Description	Data Type
(S1•)	Head word device number storing the data table (only data register D)	32-bit binary
(S2•)	Number of lines in the table (only K or H) ... K1 to K128 or H1 to H80	32-bit binary
(S•)	Device number of a high speed counter [C235 to C255]	32-bit binary
(D•)	M8130 (special auxiliary relay for declaring the table high speed comparison mode)	Bit

Explanation of function and operation

1. 32-bit operation (DHSZ)

When the special auxiliary relay M8130 for declaring the table high speed comparison mode is specified as (D•) in the DHSZ instruction, the special function shown below is provided.



Comparison table

Comparison data (32 bits)	Output (Y) number	SET/RST	Table counter (D8130)
$(S1) + 1, (S1)$	$(S1) + 2$	$(S1) + 3$	0 ↓
$(S1) + 5, (S1) + 4$	$(S1) + 6$	$(S1) + 7$	1 ↓
$(S1) + 9, (S1) + 8$	$(S1) + 10$	$(S1) + 11$	2 ↓
⋮	⋮	⋮	⋮
$(S1) + 5, (S1) + 4$	$(S1) + 6$	$(S1) + 7$	$(S2) - 1$ ↓ Repeated from "0".

1) Specify the head device number for the comparison table as $(S1)$
 Because one line in the comparison table uses four devices, $(S2) \times 4$ devices are occupied from $(S1)$

2) Specify the number of lines in the comparison table as $(S2)$
 The created table starts from the head register $(S1)$, and has the number of lines specified in $(S2)$

3) Comparison data

Make sure that the comparison data is 32 bits.

4) Output (Y) number

Specify each digit of the (Y) number in hexadecimal form.

Example: When specifying Y010, specify "H10".


When specifying Y020, specify "H20".

5) Specification of set and reset

These set and reset are directly controlled as interrupt


	Contents of setting
Set (ON)	K1/H1
Reset (OFF)	K0/H0

2. Operation



Comparison table

Comparison data	Output (Y) number	SET/RST	Table counter
D201,D200 K123	D 202 H10	D 203 K1	0 ↓
D205,D204 K234	D 206 H10	D 207 K0	1 ↓
D209,D208 K345	D 210 H11	D 211 K1	2 ↓
D213,D212 K456	D 214 H11	D 215 K0	3 ↓
D217,D216 K567	D 218 H11	D 219 K1	4 ↓ Repeated from "0".



1) When this instruction is executed, the top table in the data table is set as the comparison target

data.

2) When the current value of the high speed counter C251 is equivalent to the comparison target data table, the output (Y) number specified in the table is set or reset.

This output processing is directly executed without regard to completion of output refresh by END instruction.

3) "1" is added to the current value of the table counter D8130.

4) The comparison target data table is transferred to the next table.

5) The steps 2) and 3) are repeated until the current value of the table counter D8130 becomes "4". When the current value becomes "4", the program execution returns to the step 1), and the table counter D8130 is reset to "0".

At this time, the complete flag M8131 turns ON.

6) When the command contact is set to OFF, execution of the instruction is stopped and the table counter D8130 is reset to "0".

Cautions

1. Limitation in the number of DHSZ instruction

This instruction can be programmed only once in a program.

With regard to the DHSCS, DHSCR, DHSZ and DHSCT instructions used for other purposes, up to 32 instructions including the DHSZ instruction can be driven at one time.

2. When the command input is set to OFF in the middle of execution Execution of the instruction is aborted, and the table counter D8130 is reset to K0.

However, outputs which have been set or reset remain in the current status.

3. Output start timing

After the DHSZ instruction is first executed, creation of the table is completed by END instruction.

After that, the DHSZ instruction becomes valid.

Accordingly, the output is activated from the second scan.

4. Current value of a high speed counter

Make sure to execute the DHSZ instruction from a point where the current value of the high speed counter (regarded as the operation target) is smaller than the value in the 1st line in the comparison table.

13.6.3 Frequency control mode (HSZ and PLSY instructions) (M8132)

When the special auxiliary relay M8132 for declaring the frequency control mode is specified as **D** in the

DHSZ instruction, the special function shown below is provided if DPLSY instruction is combined.

At this time, only a data register D can be specified as **S1** and a constant K or H can be specified as **S2**. The available range is limited to "1 ≤ K, H ≤ 128".

A high speed counter C235 to C255 can be specified as **S**.



This function is different from the zone comparison described above.

PLSY instruction is as shown on the next page, and only the pulse output can be changed by users


1. Control example

Example of table configuration and data setting

Comparison data	Frequency	Table counter D8131
D 301, D 300 K 20	D 302, D 303 K 300	0 ↓
D 305, D 304 K 600	D 306, D 307 K 500	1 ↓
D 309, D 308 K 700	D 310, D 311 K 200	2 ↓
D 313, D 312 K 800	D 314, D 315 K 100	3 ↓
D 317, D 316 K 0	D 318, D 319 K 0	4 ↓



Output pulse characteristics



- 1) Write prescribed data in advance to data registers constructing the table as shown in this program example.
- 2) The output frequency of the PLSY instruction remains in the value (D303, D302) until the current value of a high speed counter specified in (S) becomes equivalent to (D301, D300). (D302 specifies low-order 16 bits. D303 specifies high-order 16 bits, but is always "0".)
- 3) The operation in the 2nd line is started after that, and then the operation in each line is executed in turn.
- 4) When the operation in the last line is completed, the complete flag M8133 turns ON. The program execution returns to the 1st line, and the operation is repeated.
- 5) For stopping the operation in the last line, set the frequency in the last table to K0.
- 6) When the command input is set to OFF, the pulse output turns OFF and the table counter D8131 is reset.
- 7) After DHSZ instruction is first executed, creation of the table is completed at the END instruction. The DHSZ instruction becomes valid after that.
- 8) Accordingly, the contact of PLS M10 is used so that the PLSY instruction is executed from the second scan after the command input has been set to ON.

Data can be written to the table in a program as shown in this example or directly using keys in peripheral equipment.

1) M8132

This is the special auxiliary relay for declaring the frequency control mode

2) D8132

In the frequency control mode, the frequency set in the table is received by D8132 sequentially according to the table counter count D8131.

3) D8134 (low-order) and D8135 (high-order)

In the frequency control mode, the comparison data in the table is received sequentially according to the table counter count.

Cautions


- 1) DHSZ instruction can be used only once.
- 2) With regard to the DHSCS (FNC 53), DHSCR (FNC 54), DHSZ (FNC 55) and DHSCT (FNC280) instructions used for other purposes, up to 32 instructions including the DHSZ instruction can be driven at one time.
- 3) Because the table is created when the END instruction is executed, it is necessary to delay execution of the PLSY (FNC 57) instruction until creation of the table is completed.
- 4) Do not change the data table while the DHSZ instruction is driven.
- 5) In the frequency control mode, simultaneous output to Y000 to Y001 is not permitted.

13.7 FNC 56 – SPD / Speed Detection

Outline

This instruction counts the input pulse for a specified period of time as interrupt input. The function of this instruction varies depending on the version.

1. Instruction format



2. Set data

Operand Type	Description	Data Type
(S1•)	Device number of pulse input (X)	Bit
(S2•)	Time data (ms) or word device number storing the data	16- or 32-bit binary
(D•)	Head word device number storing the pulse density data	16- or 32-bit binary

3. Applicable devices

Oper- and Type	Bit Devices							Word Devices										Others						
	System User							Digit Specification				System User				Special Unit	Index		Constant	Real Number	Charac- ter String	Pointer		
	X	Y	M	T	C	S	D□.b	KnX	KnY	KnM	KnS	T	C	D	R	U□IG□	V	Z	Modify	K	H	E	"□"	P
(S1•)	▲1																		✓					
(S2•)								✓	✓	✓	✓	✓	✓	✓	▲2		✓	✓	✓	✓	✓			
(D•)												✓	✓	✓			✓	✓	✓					

▲1: X000 to X007 can be specified.


▲2: This function is supported only in HCA8/HCA8CPLCs.

Explanation of function and operation


1. 16-bit operation (SPD)

The input pulse (S1•) is counted only for (S2•) × 1 ms. The measured value is stored in (D•), the present value is stored in (D•)+1, and the remaining time is stored in (D•)+2 (ms).


By repeating this operation, the measured value (D•) will store the pulse density (which is proportional to the rotation speed).



1) Timing chart




2) The measured value (D•) is in proportion to the number of rotations as shown below:




2. 32-bit operation (DSPD)

The input pulse (S1•) is counted only for [(S2•) + 1, (S2•)] x 1 ms. The measured value is stored in [(D•) + 1, (D•)], the present value is stored in [(D•) + 3, (D•) + 2], and the remaining time is stored in [(D•) + 5, (D•) + 4] (ms)


By repeating this operation, the measured value [(D•) + 1, (D•)] will store the pulse density (which is proportional to the rotation speed)



1) Timing chart



2) The measured value [D+1, D] is in proportion to the number of rotations as shown below:



Cautions

1. Input specifications of the input S1

- An input device X000 to X007 specified as S1 cannot overlap the following functions or

instructions:

- High speed counter
- Input interrupt
- Pulse catch
- DSZR instruction
- DVIT instruction
- ZRN instruction

- For one input, this instruction can be used only once.

- The maximum frequency of turning the inputs X000 to X007 ON and OFF is shown below:

-HCA8/HCA8CPLC

Used input number	Maximum input frequency		
	HCA8CPLC	HCA8PLC	
X000 to X005	100 kHz*1	100 kHz*1	200 kHz
X006,X007	10 kHz	10 kHz	

*1. When receiving pulses within the response frequency range of 50 k to 100 kHz, perform the following actions:

- Make sure that the wiring length is 5 m or less.
- Connect a bleeder resistor of 1.5 kΩ(1 W or more) to the input terminal, and make sure that the load current in the open collector transistor output of the external equipment is 20 mA or more.

2. Occupied devices

1) When using the 16-bit operation

Three devices are occupied from a device specified in **(D•)**

2) When using the 32-bit operation

Six devices are occupied from a device specified in **(D•)**

3. When a word device is specified as **(S2•)**

If the word device value is changed while the instruction is being executed, the change affects the operation in every measurement cycle.

Function change depending on the version

The function of the FNC 56 instruction varies depending on the PLC version shown in the table below

Applicable version		Item	Outline of function
HCA8	HCA8C		
Ver.2.20 or later	Ver.2.20 or later	Addition of 32-bit instruction	32-bit operations (DSPD) are enabled.

13.8 FNC 57 – PLSY / Pulse Y Output

Outline

This instruction generates a pulse signal.

→ For the frequency control mode, refer to Subsection 13.6.3.

1. Instruction format

D	16-bit Instruction			32-bit Instruction		
	Mnemonic	Operation Condition		Mnemonic	Operation Condition	
FNC 57 PLSY	7 steps	PLSY	Continuous Operation	DPLSY	13 steps	Continuous Operation

2. Set data

Operand Type	Description	Data Type
(S1)	Output pulse frequency	16- or 32-bit binary
(S2)	Number of output pulses	16- or 32-bit binary
(D)	Device number (Y) from which pulses are output	Bit

3. Applicable devices

Oper- and Type	Bit Devices							Word Devices										Others						
	System User							Digit Specification				System User				Special Unit		Index		Constant		Real Number	Charac- ter String	Pointer
	X	Y	M	T	C	S	D□.b	KnX	KnY	KnM	KnS	T	C	D	R	U□\G□	V	Z	Modify	K	H	E	"□"	P
(S1)								✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓			
(S2)								✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓			
(D)	▲1																		✓					

▲1: Specify a transistor output on the main unit or Y000 or Y001 on a special high speed output adapter*1.


▲2: This function is supported only in HCA8/HCA8CPLCs.

*1. High-speed output special adapters can be connected only to HCA8PLC.

Explanation of function and operation

1. 16-bit operation (PLSY)

A pulse train of frequency (S1) is output in the quantity (S2) from the output (Y) (D).



- Specify the frequency in (S1)

Allowable setting range: 1 to 32767 (Hz)

- Specify the generated pulse quantity in (S2)

Allowable setting range: 1 to 32767 (PLS)

- Specify the output (Y) number from which pulses are to be output in (D)

Allowable setting range: Y000, Y001

2. 32-bit operation (DPLSY)

A pulse train at the frequency [(S1) + 1, (S1)] is output by the quantity [(S2) + 1, (S2)] from the output (Y) (D).



- Specify the frequency in [(S1) + 1, (S1)]

- When special high speed output adapters are used

Allowable setting range: 1 to 200,000 (Hz)

- When the HCA8/HCA8CPLC main unit is used

Allowable setting range: 1 to 100,000 (Hz)

- Specify the generated pulse quantity in [$(S2) + 1, (S2)$]

Allowable setting range: 1 to 2,147,483,647 (PLS)

- Specify the output (Y) number from which pulses are output in (D)

Allowable setting range: Y000, Y001

→ For the method to output pulses without any limitation, refer to the program example later.


Related devices

1. Instruction execution complete flag

The instruction execution complete flag M8029 used for PLSY instruction can be used also for other instructions. When using other instructions, setting the M8029 flag to ON or OFF, or using two or more PLSY instructions, make sure to use each M8029 flag just after an instruction to be monitored.

→ For the instruction execution complete flag use method, refer to Subsection 6.5.2.

Device	Name	Description
M8029	Instruction execution complete	ON: Generation of specified number of pulses is completed. OFF: Generation of pulses is paused before the specified number of pulses is reached or the continuous pulse generation operation is stopped.




2. Monitoring the current number of generated pulses

The number of pulses output from Y000 or Y001 is stored in the following special data registers

Device		Description	Contents of data
High order	Low order		
D8141	D8140	Accumulated number of pulses output from Y000	Accumulated number of pulses output from Y000 by PLSY and PLSR instructions
D8143	D8142	Accumulated number of pulses output from Y001	Accumulated number of pulses output from Y001 by PLSY and PLSR instructions
D8137	D8136	Total accumulated number of pulses output from Y000 and Y001	Total accumulated number of pulses output from Y000 and Y001 by PLSY and PLSR instructions

The contents of each data register can be cleared using the following program:



3. How to stop the pulse output

- When the command input is set to OFF, the pulse generation is immediately stopped. When the command input is set to ON again, pulse generation operation restarts from the beginning.
- When the special auxiliary relays (M) shown below are set to ON, the pulse output is stopped.

Device	Description
HCA8•HCA8C	
M8349	Immediately stops pulse output from Y000
M8359	Immediately stops pulse output from Y001

HCA8/HCA8C: M8349, M8359) corresponding to the output signal to OFF, and then drive the pulse output instruction again.

Cautions

1. When a word device is specified as (S1•) or (S2•)

When the value of the word device is changed while the instruction is executed, the following operation results:

- When the data in (S1•) is changed, the output frequency changes accordingly.
- When the data in (S2•) is changed, the change (new value) becomes valid the next time the instruction is driven.

2. Frequency (S1•)

When using transistor outputs in the main unit, set the output frequency (S1•) to "100,000 Hz" or less.

If the load is operated using pulses at a frequency higher than 100,000 Hz, the PLC may be damaged.

3. Pulse output

- Only a transistor output on the main unit or Y000 or Y001 on a special high speed output adapter*1 can be specified in (D•)

When using the PLSY (FNC 57) instruction with a relay output type HCA8PLC, a special high speed output adapter is required.

*1. High-speed output special adapters can be connected only to HCA8PLC.

- The duration of the ON/OFF pulses is 50% (ON = 50%, OFF = 50%).
- The pulse output is controlled by the dedicated hardware not affected by the sequence program (operation cycle).
- If the command input is set to OFF during continuous pulse output, the output from (D•) turns OFF.


4. Handling of pulse output terminals in the HCA8 and HCA8C series main units

The outputs Y000 and Y001 are the high speed response type.

When using a pulse output instruction or positioning instruction, adjust the load current of the open collector transistor output to about 10 to 100 mA (5 to 24V DC).

When the load is smaller, connect a dummy resistor in parallel to the outside of a used output terminal (Y000 or Y001) as shown in the circuit diagram below so that the specified current shown above flows in the output transistor

Item	Description
Operating voltage range	5 to 24V DC
Operating current range	10 to 100 mA
Output frequency	100 kHz or less



5. Cautions on using special high speed output adapters

- 1) Outputs of special high speed output adapters work as differential line drivers.
- 2) Set the pulse output type setting switch in a special high speed output adapter to the "pulse chain + direction" (PLSxDIR) side.

If the switch is set to the "forward rotation pulse chain reverse rotation pulse chain" (FPxRP) side, normal operations are disabled. The pulse output destination changes depending on the PLC output status as shown in the table below.

Pulse output destination	Output affecting operation	Operation
$\text{D}\cdot = Y000$	Y004	While Y004 is ON, pulses are output from Y000 in the high speed output adapter. While Y004 is OFF, pulses are output from Y004 in the high speed output adapter.
$\text{D}\cdot = Y001$	Y005	While Y005 is ON, pulses are output from Y001 in the high speed output adapter. While Y005 is OFF, pulses are output from Y005 in the high speed output adapter.

- 3) Set the pulse output type setting switch while the PLC is stopped or while the power is OFF. Do not manipulate the pulse output form setting switch while pulses are being output.
- 4) When special high speed output adapters are connected, the same output numbers in the main unit are assigned as shown in the table below. Only wire the appropriate output terminals.

Outputs in special high speed output adapters and the main unit operate as shown below.

Assignment of output numbers in special high speed output adapters

Status of output form setting switch	Signal name	Setting name in each positioning instruction	Output number			
			1st unit		2nd unit	
			1st axis	2nd axis	3rd axis	4th axis
"FP·RP" side	Forward rotation pulse chain (FP)	Pulse output destination	Y000	Y001	Y002	Y003
	Reverse rotation pulse chain (RP)	Rotation direction signal	Y004	Y005	Y006	Y007
"PLS·DIR" side	Pulse chain	Pulse output destination	Y000	Y001	Y002	Y003
	Direction	Rotation direction signal	Y004	Y005	Y006	Y007

Output operation

	Output operation
Relay output type main unit	While instruction is activated, relevant output is ON. (LED is also ON.) Use a special high speed adapter.
Special high speed output adapter	Operated. Set the output frequency to "200kHz" or less.
Transistor output type main unit	Operated. Set the output frequency to "100kHz" or less.

6. Others

1) Types of pulse output, positioning and other relevant instructions and their target output numbers

Classification	Instruction	Instruction name	Target output numbers
Pulse output	PLSY(FNC 57)	Pulse Y output	Y000,Y001
	PLSR(FNC 59)	Acceleration/deceleration setup	Y000,Y001
Positioning	DSZR(FNC150)	DOG search zero return	Y000,Y001,Y002 ^{*1} ,Y003 ^{*2}
	DVIT(FNC151) ^{*3}	Interrupt positioning	Y000,Y001,Y002,Y003 ^{*2}
	ZRN(FNC156)	Zero return	Y000,Y001,Y002 ^{*1} ,Y003 ^{*2}
	PLSV(FNC157)	Variable speed pulse output	Y000,Y001,Y002 ^{*1} ,Y003 ^{*2}
	DRVI(FNC158)	Drive to increment	Y000,Y001,Y002 ^{*1} ,Y003 ^{*2}
	DRVA(FNC159)	Drive to absolute	Y000,Y001,Y002 ^{*1} ,Y003 ^{*2}
High speed processing	PWM(FNC 58)	Pulse width modulation	Y000,Y001,Y002 ^{*1} ,Y003 ^{*2}

*2. The pulse output destination Y003 can be specified only when two special high speed output adapters are connected to an HCA8PLC.

*3. This function is supported only in HCA8/HCA8CPLCs.

2) When using the same output relay (Y000 or Y001) in several instructions.

While a pulse output monitor (BUSY/READY) flag is ON a pulse output instruction and positioning instruction for the same output relay cannot be executed.

While a pulse output monitor flag is ON even after the instruction drive contact is set to OFF, a pulse output instruction or positioning instruction for the same output relay cannot be executed.


Before executing such an instruction, wait until the pulse output monitor flag turns OFF and one or more operation cycles pass.

Pulse output destination device	Pulse output monitor flag
Y000	M8340
Y001	M8350

3) "Frequency control mode" in which DHSZ (FNC 55) and PLSY (FNC 57) instructions are combined can be used only once in a program.

Program example (when outputting pulses without any limitation)

When **(S2)** is set to K0, pulses are output without any limitation.




13.9 FNC 58 – PWM / Pulse Width Modulation

Outline

This instruction outputs pulses with a specified period and ON duration.

1. Instruction format



2. Set data

Operand Type	Description	Data Type
(S1•)	Output pulse width (ms)	16-bit binary
(S2•)	Period (ms)	16-bit binary
(D•)	Device number (Y) from which pulses are to be output	Bit

3. Applicable devices

Oper- and Type	Bit Devices							Word Devices							Others									
	System User							Digit Specification				System User			Special Unit		Index		Constant	Real Number	Charac- ter String	Pointer		
	X	Y	M	T	C	S	D□.b	KnX	KnY	KnM	KnS	T	C	D	R	U□\G□	V	Z	Modify	K	H	E	"□"	P
(S1•)								✓	✓	✓	✓	✓	✓	✓	✓	▲2	✓	✓	✓	✓	✓			
(S2•)								✓	✓	✓	✓	✓	✓	✓	✓	▲2	✓	✓	✓	✓	✓			
(D•)	▲1																		✓					

▲1: Specify transistor output Y000, Y001, or Y002 on the main unit or Y000, Y001, Y002, or Y003 on a special high speed output adapter*1.


▲2: This function is supported only in HCA8/HCA8CPLCs.

*2. High-speed output special adapters can be connected only to HCA8PLC.

Explanation of function and operation

1. 16-bit operation (PWM)

Pulses whose ON pulse width is (S1•)ms are output in periods of (S2•)ms.



- Specify the pulse width "t" in (S1•)

Allowable setting range: 0 to 32767 ms

- Specify the period "T0" in (S2•) Allowable setting range: 1 to 32767 ms

- Specify the output (Y) number from which pulses are to be output in (D•)

Allowable setting range: Y000, Y001, Y002, Y003

Cautions

1. Setting the pulse width and period

Make sure that the pulse width (S1) and period (S2) satisfy the relationship " $S1 \leq S2$ ".

2. Pulse output

- Only the following outputs can be specified in (D) according to the system configuration.

- When using special high speed output adapters*1: Y000, Y001, Y002*2, or Y003*2

- When transistor outputs in the main unit are used: Y000, Y001, or Y002*3

*1. High-speed output special adapters can be connected only to HCA8PLC.

When using the PWM (FNC 58) instruction with a relay output type HCA8PLC, a special high speed

output adapter is required.

*2. When specifying Y002 or Y003 on a special high speed output adapter, a second special high speed output adapter is required.

- The pulse output is controlled by interrupt processing not affected by the sequence program (operation cycle).

- If the command input is set to OFF, the output from (D) turns OFF.

- While a pulse output monitor (BUSY/READY) flag is ON, a pulse output or positioning instruction for the same output relay cannot be executed.

While a pulse output monitor flag is ON even after the instruction drive contact is set to OFF, a pulse output or positioning instruction for the same output relay cannot be executed.

Before executing a pulse output or positioning instruction, wait until the pulse output monitor flag turns OFF and one or more operation cycles pass.

Pulse output destination device	Pulse output monitor flag
Y000	M8340
Y001	M8350
Y002	M8360
Y003	M8370

3. Cautions on using special high speed output adapters

1) Outputs of special high speed output adapters work as differential line drivers.

2) Set the pulse output type setting switch of a special high speed output adapter to the "pulse chain + direction" (PLSxDIR) side.

If the switch is set to the "forward rotation pulse chain reverse rotation pulse chain" (FPxRP) side, normal operations are not possible. The pulse output destination changes depending on the output status as shown in the table below.

Pulse output destination	Output affecting operation	Operation
(D•) = Y000	Y004	While Y004 is ON, pulses are output from Y000 on the high speed output adapter. While Y004 is OFF, pulses are output from Y004 on the high speed output adapter.
(D•) = Y001	Y005	While Y005 is ON, pulses are output from Y001 on the high speed output adapter. While Y005 is OFF, pulses are output from Y005 on the high speed output adapter.
(D•) = Y002	Y006	While Y006 is ON, pulses are output from Y002 on the high speed output adapter. While Y006 is OFF, pulses are output from Y006 on the high speed output adapter.
(D•) = Y003	Y007	While Y007 is ON, pulses are output from Y003 on the high speed output adapter. While Y007 is OFF, pulses are output from Y007 on the high speed output adapter.

3) Set the pulse output type setting switch while the PLC is stopped or while the power is OFF.

Do not adjust the pulse output type setting switch while pulses are being output.

4) When special high speed output adapters are connected, the same output numbers in the main unit are assigned as shown in the table below.

Only wire the appropriate output terminals.

Outputs in special high speed output adapters and the main unit operate as shown below.

Assignment of output numbers in special high speed output adapters

Setting status of output form setting switch	Signal name	Setting name in each positioning instruction	Output number			
			1st unit		2nd unit	
			1st axis	2nd axis	3rd axis	4th axis
"FP·RP" side	Forward rotation pulse chain (FP)	Pulse output destination	Y000	Y001	Y002	Y003
	Reverse rotation pulse chain (RP)	Rotation direction signal	Y004	Y005	Y006	Y007
"PLS·DIR" side	Pulse chain	Pulse output destination	Y000	Y001	Y002	Y003
	Direction	Rotation direction signal	Y004	Y005	Y006	Y007

Output operation

	Output operation
Relay output type main unit	Do not use the PWM (FNC 58) instruction with relay-output type main units. (Considerable output response delay may be generated, chattering may occur in contacts, or the contact life may be shortened.)
Special high speed output adapter	Set the output frequency to "200kHz" or less. Use a transistor output type main unit.
Transistor output type main unit	Set the output frequency to "100kHz" or less.

Program example

When the contents of D10 are changed in the range from "0" to "50" in the program example shown below, the average output from Y000 will be in the range from 0 to 100%.

In this program example the HCA8series main unit (sink output) is used. For wiring details, refer to the following manual.

Oper- and Type	Bit Devices							Word Devices										Others							
	System User							Digit Specification				System User			Special Unit			Index			Constant		Real Number	Charac- ter String	Pointer
	X	Y	M	T	C	S	D□.b	KnX	KnY	KnM	KnS	T	C	D	R	U□\G□	V	Z	Modify	K	H	E	"□"	P	
(S1•)							✓	✓	✓	✓	✓	✓	✓	✓	▲2	✓	✓	✓	✓	✓					
(S2•)							✓	✓	✓	✓	✓	✓	✓	✓	▲2	✓	✓	✓	✓	✓					
(S3)							✓	✓	✓	✓	✓	✓	✓	✓	▲2	✓	✓	✓	✓	✓					
(D•)	▲1																	✓							

▲1: Specify a transistor output on the main unit or Y000 or Y001 on a special high speed output adapter*1


▲2: This function is supported only in HCA8/HCA8CPLCs.

*1. High-speed output special adapters can be connected only to HCA8PLC.

Explanation of function and operation

1. 16-bit operation (PLSR)

Pulses are output from output (Y) (D•) by the specified number (S2•) with acceleration/deceleration to the maximum frequency (S1•) over the time (S3•) (ms)



(S1•): Maximum frequency (Hz)
Allowable setting range: 10 to 32767 (Hz)


(S2•): Total number of output pulses (PLS)
Allowable setting range
HCA8/X3UC : 1 to 32767(PLS)

(S3•): Acceleration/deceleration time (ms)
Allowable setting range: 50 to 5000 (ms)

(D•): Pulse output number
Allowable setting range: Y000, Y001

2. 32-bit operation (DPLSR)

Pulses are output from the output (Y) (D•) by the specified number [(S2•) + 1, (S2•)] with acceleration/ deceleration to the maximum frequency [(S1•) + 1, (S1•)] for the time [(S3•) + 1, (S3•)] (ms).



[S1 + 1, S1] Maximum frequency (Hz)

- When special high speed output adapters are used

Allowable setting range: 10 to 200,000 (Hz)

- When the HCA8/HCA8C PLC main unit is used

Allowable setting range: 1 to 100,000 (Hz)

[S2 + 1, S2] Total number of output pulses (PLS)

Allowable setting range

HCA8/HCA8C : 1 to 2,147,483,647 (PLS)

[S3 + 1, S3] Acceleration/deceleration time (ms)


Allowable setting range: 50 to 5000 (ms)

[D] Allowable setting range: Y000, Y001

3. Pulse output specifications

- Simple positioning (with the acceleration/deceleration function)

The operation pattern is as shown below:



- Output processing

The pulse output is controlled by the dedicated hardware regardless of the operation cycle.

- Data change while the instruction is executed

Even if operands are overwritten while the instruction is executed, such changes are not reflected immediately. The changes become valid the next time the instruction is driven

Related devices

1. Instruction execution complete flag

→ For the instruction execution complete flag use method, refer to Subsection 6.5.2.


Device	Name	Description
M8029	Instruction execution complete	OFF: The input command is OFF, or pulses are being output. (This flag does not turn ON if the pulse output is interrupted in the middle of output.) ON: Output of the number of pulses set in (S2) is completed.

2. Monitoring the number of generated pulses

The number of pulses output from Y000 or Y001 is stored in the following special data registers:

Device		Description	Contents of data
High order	Low order		
D8141	D8140	Accumulated number of pulses output from Y000	Accumulated number of pulses output from Y000 by PLSY and PLSR instructions
D8143	D8142	Accumulated number of pulses output from Y001	Accumulated number of pulses output from Y001 by PLSY and PLSR instructions
D8137	D8136	Total accumulated number of pulses output from Y000 and Y001	Total accumulated number of pulses output from Y000 and Y001 by PLSY and PLSR instructions

The contents of each data register can be cleared using the following program:



3. How to stop the pulse output

- When the command input is set to OFF, the pulse generation is immediately stopped. When the command input is set to ON again, pulse generation operation restarts from the beginning.
- When the special auxiliary relays (M) shown below are set to ON, the pulse output is stopped

Device	Description
HCA8•HCA8	
M8349	Immediately stops pulse output from Y000.
M8359	Immediately stops pulse output from Y001.

To restart pulse output pulses again, set the device (HCA8/HCA8C: M8349, M8359) corresponding to the output signal to OFF, and then drive the pulse output instruction again.

Cautions

1. Frequency (S1)

When using transistor outputs on the main unit, set the output frequency (S1) to "100,000 Hz" or less.

If the load is operated using pulses at a frequency higher than 100,000 Hz from transistor outputs in the main unit, the PLC may be damaged.

2. Pulse output

- Only a transistor output on the main unit or Y000 or Y001 on a special high speed output adapter*1 can be specified in **(D•)**

*1. High-speed output special adapters can be connected only to HCA8PLC.

When using the PLSR (FNC 59) instruction with a relay output type HCA8PLC, a special high speed output adapter is required.

- The duration of the ON/OFF pulses is 50% (ON = 50%, OFF = 50%).
- The pulse output is controlled by the dedicated hardware not affected by the sequence program (operation cycle).
- If the command input is set to OFF during continuous pulse output, the output from **(D•)** turns OFF


3. Handling of pulse output terminals in the HCA8 and HCA8C series main units

The outputs Y000 and Y001 are the high speed response type.

When using a pulse output instruction or positioning instruction, adjust the load current of the open collector transistor output to about 10 to 100 mA (5 to 24V DC).

Item	Description
Operating voltage range	5 to 24V DC
Operating current range	10 to 100 mA
Output frequency	100 kHz or less

When the load is smaller, connect a dummy resistor in parallel to the outside of a used output terminal (Y000 or Y001) as shown in the circuit diagram below so that the specified current shown above flows in the output transistor.



4. Cautions on special high speed output adapters

- 1) Outputs of special high speed output adapters work as differential line drivers.
- 2) Set the pulse output type setting switch in a special high speed output adapter to the "pulse chain + direction" (PLSxDIR) side.

If the switch is set to the "forward rotation pulse chain reverse rotation pulse chain" (FPxRP) side, normal operations are disabled. The pulse output destination changes depending on the PLC output status as shown in the table below.

Pulse output destination	Output affecting operation	Operation
(D-) = Y000	Y004	While Y004 is ON, pulses are output from Y000 in the high speed output adapter. While Y004 is OFF, pulses are output from Y004 in the high speed output adapter.
(D-) = Y001	Y005	While Y005 is ON, pulses are output from Y001 in the high speed output adapter. While Y005 is OFF, pulses are output from Y005 in the high speed output adapter.

3)

Set the pulse output type setting switch while the PLC is stopped or while the power is OFF.

Do not manipulate the pulse output type setting switch while pulses are being output.

4) When special high speed output adapters are connected, the same output numbers in the main unit are assigned as shown in the table below.

Only wire the appropriate output terminals.

Outputs in special high speed output adapters and the main unit operate as shown below.

Assignment of output numbers in special high speed output adapter

Setting status of output form setting switch	Signal name	Setting name in each positioning instruction	Output number			
			1st unit		2nd unit	
			1st axis	2nd axis	3rd axis	4th axis
"FP·RP" side	Forward rotation pulse chain (FP)	Pulse output destination	Y000	Y001	Y002	Y003
	Reverse rotation pulse chain (RP)	Rotation direction signal	Y004	Y005	Y006	Y007
"PLS·DIR" side	Pulse chain	Pulse output destination	Y000	Y001	Y002	Y003
	Direction	Rotation direction signal	Y004	Y005	Y006	Y007

Output operation

	Output operation
Relay output type main unit	While instruction is active, associated output is ON. (LED is also ON.) Use a special high speed adapter.
Special high speed output adapter	Set the output frequency to "200kHz" or less.
Transistor output type main unit	Set the output frequency to "100kHz" or less.

5. Others

1) Types of pulse output, positioning and other relevant instructions and their target output numbers

Classification	Instruction	Instruction name	Target output numbers
Pulse output	PLSY(FNC 57)	Pulse Y output	Y000, Y001
	PLSR(FNC 59)	Acceleration/deceleration setup	Y000, Y001
Positioning	DSZR(FNC150)	DOG search zero return	Y000, Y001, Y002 ^{*1} , Y003 ^{*2}
	DVIT(FNC151) ^{*3}	Interrupt positioning	Y000, Y001, Y002, Y003 ^{*2}
	ZRN(FNC156)	Zero return	Y000, Y001, Y002 ^{*1} , Y003 ^{*2}
	PLSV(FNC157)	Variable speed pulse output	Y000, Y001, Y002 ^{*1} , Y003 ^{*2}
	DRVI(FNC158)	Drive to increment	Y000, Y001, Y002 ^{*1} , Y003 ^{*2}
	DRVA(FNC159)	Drive to absolute	Y000, Y001, Y002 ^{*1} , Y003 ^{*2}
High speed processing	PWM(FNC 58)	Pulse width modulation	Y000, Y001, Y002 ^{*1} , Y003 ^{*2}

*2. The pulse output destination Y003 can be specified only when two special high speed output adapters are connected to an HCA8PLC.

*3. This function is supported only in HCA8/HCA8CPLCs.

2) When using the same output relay (Y000 or Y001) in several instructions.

While a pulse output monitor (BUSY/READY) flag is ON, a pulse output or positioning instruction for the same output relay cannot be executed.











While a pulse output monitor flag is ON, even after the instruction drive contact is set to OFF, a pulse output or positioning instruction for the same output relay cannot be executed.

Before executing a pulse output or positioning instruction, wait until the pulse output monitor flag turns OFF and one or more operation cycles pass.

Pulse output destination device	Pulse output monitor flag
Y000	M8340
Y001	M8350

14. Handy Instruction – FNC 60 to FNC 69

FNC 60 to FNC 69 provide handy instructions which achieve complicated control in a minimum sequence program.

FNC No.	Mnemonic	Symbol	Function	Reference
60	IST		Initial State	Section 14.1
61	SER		Search a Data Stack	Section 14.2
62	ABSD		Absolute drum sequencer	Section 14.3
63	INCD		Incremental drum sequencer	Section 14.4
64	TTMR		Teaching Timer	Section 14.5
65	STMR		Special Timer	Section 14.6
66	ALT		Alternate State	Section 14.7
67	RAMP		Ramp Variable Value	Section 14.8
68	ROTC		Rotary Table Control	Section 14.9
69	SORT		SORT Tabulated Data	Section 14.10


14.1 FNC 60 – IST / Initial State

Outline

This instruction automatically controls the initial state and special auxiliary relays in a step ladder program.

→ For SFC programs and step ladder, refer to Chapter 34.

1. Instruction format



2. Set data

Operand type	Description	Data type
(S•)	Head bit device number of the selector switch in the operation mode	Bit
(D1•)	Smallest state relay number of practical state relays in the automatic mode (D1• < D2•)	Bit
(D2•)	Largest state relay number of practical state relays in the automatic mode (D1• < D2•)	Bit


3. Applicable devices

Oper- and Type	Bit Devices						Word Devices										Others							
	System User						Digit Specification				System User				Special Unit	Index		Con- stant	Real Number	Charac- ter String	Pointer			
	X	Y	M	T	C	S	D□.b	KnX	KnY	KnM	KnS	T	C	D	R	U□\G□	V	Z	Modify	K	H	E	"□"	P
(S•)	✓	✓	✓				▲1												✓					
(D1•)							▲2												✓					
(D2•)							▲2												✓					

▲1: "D□b" is available only in HCA8and HCA8CPLC. However, index modifiers (V and Z) are not available.

▲2: S20 to S899 and S1000 to S4095

Explanation of function and operation



- Specify the head input in the operation mode in (S•)

Selector switches in the operation mode occupy eight devices from the head device (S•), and the switch functions shown in the table below are assigned to each of them.

When X020 is assigned as shown below, it is necessary to set X020 to X024 as rotary switches so that they do not turn ON at the same time.

It is not necessary to wire unused switches, but they cannot be used for any other purpose

because they are occupied by IST instruction.

Source	Device number (example)	Switch function
(S•)	X020	Individual operation
(S•) + 1	X021	Return to zero point
(S•) + 2	X022	Stepping
(S•) + 3	X023	Cycle operation
(S•) + 4	X024	Continuous operation
(S•) + 5	X025	Zero return start
(S•) + 6	X026	Automatic start
(S•) + 7	X027	Stop

- Specify the smallest device number of practical state relays in (D1•) (for the automatic mode).
- Specify the largest device number of practical state relays in (D2•) (for the automatic mode).

1. Control of devices by switch operations (occupied devices)

While the command input is ON, the following devices are automatically switched and controlled.

While the command input is OFF, the devices are not switched.

Device number	Operation function	Device number	Operation function
M8040	STL transfer disable	S0	Individual operation initial state
M8041 ^{*1}	Transfer start	S1	Zero return initial state
M8042	Start pulse	S2	Automatic operation initial state
M8043 ^{*1}	Zero return complete		
M8045	All output reset disable		
M8047 ^{*2}	Enable STL monitoring		

*1.Cleared when the PLC mode is changed from RUN to STOP.

*2.Set to ON when END instruction is executed.

Do not program the following state relays as general state relays

Device number	Operation function
S0 to S9	Occupied for the initial state <ul style="list-style-type: none"> • S0 to S2 are used for individual operation, zero return and automatic operation as shown above. • S3 to S9 can be used arbitrarily.
S10 to S19	Occupied for zero return

If the devices are switched among individual operation (X020), zero return (X021) and automatic operation (X022, X023 and X024) while the zero return complete device (M8043) is OFF, all outputs are set to OFF.

Automatic operation can be started again after zero return is completed.

→ **For introducing IST instruction, refer to "14.1.2 Example of IST instruction introduction (example of workpiece transfer mechanism)"**

Cautions

1. Device specified as (S•) and switches to be used

It is not necessary to use all switches for mode selection.

When some switches are not used, leave the corresponding numbers in the unused status. Such

numbers cannot be used for any other purpose.

2. Programming order of IST instruction and STL instruction

- IST instruction should be programmed earlier than a series of STL circuit such as state relays S0 to S2.

3. State relays used for the zero return operation

Use the state relays S10 to S19 for the zero return operation.

In the final state in the zero return operation, set M8043 to ON, and then let it be reset to OFF by itself.


4. Limitation in the number of IST instruction

IST instruction can be used only once in a program.

14.1.1 IST instruction equivalent circuit

The details of special auxiliary relays (M) and initial state relays (S0 to S9) which are automatically controlled by IST instruction are as shown in the equivalent circuit below. (Refer to the equivalent circuit below for reference.) **This equivalent circuit cannot be programmed.**

1. Equivalent circuit



M8041 is set to ON when the start button is pressed in the automatic mode. Especially in the continuous mode, M8041 holds its status by itself, and is reset when the stop button is pressed

M8040 is set to ON in the stepping mode, and set to OFF every time the start button is pressed.

In the zero return operation or cycle operation, M8040 holds its status by itself when the stop button is pressed, and is reset when the start button is pressed.

The initial state is switched according to each mode input, and M8043 is controlled at the same time.

However, it is necessary to control

M8044 and M8043 in user programs also.


*1. Because the above equivalent circuit is provided only for explanation, it cannot be actually programmed.

2. Switching of the operation mode

When the operation mode is switched among the individual operation, zero

return operation and automatic operation, all outputs and conventional states are reset at one time unless the machine is located in the zero point. (Reset of all outputs*1 is not executed when M8045


is driven.)



*1. All outputs: Outputs (Y) not driven by state relays (S) and outputs (Y) driven by state relays (S) in OUT and SET instructions


14.1.2 Example of IST instruction introduction (example of workpiece transfer mechanism)

1. Operation mode



Operation mode		Contents of operation
Manual mode	Individual operation mode	Each load is turned ON and OFF by an individual pushbutton switch.
	Zero return operation mode	When the pushbutton switch for zero return is pressed, the machine automatically returns to the zero point.
Automatic mode	Stepping operation mode	Every time the start button is pressed, the machine performs one process.
	Cycle operation mode	When the start button is pressed while the machine is located at the zero point, the machine performs one cycle of automatic operation and stops at the zero point. If the stop button is pressed in the middle of one cycle, the machine stops immediately. When the start button is pressed after that, the machine performs the continuous operation from the last position, and automatically stops at the zero point.
	Continuous operation mode	When the start button is pressed while the machine is located at the zero point, the machine starts continuous operation. When the stop button is pressed, the machine finishes the current cycle until the zero point, and then stops at the zero point.

2. Transfer mechanism



The upper left position is regarded as the zero point. The machine transfers a workpiece from the left to the right in the order "**moving down → clamping → moving up → rightward travel → moving down → unclamping → moving up → leftward travel.**"

Double-solenoid type solenoid valves (with two inputs for driving and non-driving) are adopted for moving down, moving up, leftward travel and rightward travel. Single type solenoid valves (which operate only while the power is ON) are adopted for clamping.

3. Assignment of mode selection inputs

For using IST instruction, it is necessary to assign inputs having consecutive device numbers as shown below for mode inputs.

When using non-consecutive inputs or omitting some modes, change the layout by using an auxiliary relay as the head input for mode specification as shown in the figure below.

- X020: Individual operation mode
- X021: Zero return operation mode
- X022: Stepping operation mode
- X023: Cycle operation mode
- X024: Continuous operation
- X025: Zero return start
- X026: Automatic mode start
- X027: Stop

When inputs do not have consecutive device numbers


Example:
 X030: Individual operation mode
 X035: Zero return operation mode
 X033: Stepping operation mode
 X040: Cycle operation mode
 X032: Continuous operation mode
 X034: Zero return start
 X026: Automatic mode start
 X041: Stop

When only the continuous operation mode and zero return operation mode are used


Example:
 X030: Zero return operation mode
 X031: Continuous operation mode
 X032: Automatic mode start zero return start
 X033: Stop

When only the continuous operation mode and individual operation mode are used

Example:
 X030: Individual operation mode
 X031: Continuous operation mode
 X032: Automatic mode start
 X033: Stop



In this example, M0 is used as the head input for mode specification.



4. Special auxiliary relay (M) for IST instruction

Auxiliary relays (M) used in IST instruction are classified into two types. Some auxiliary relays are automatically controlled by IST instruction itself according to the situation. Other auxiliary relays should be controlled by a program for preparation of operation or for purpose of control.

1) Special auxiliary relays automatically controlled by IST instruction

a) M8040: STL transfer disable

When this special auxiliary relay turns ON, transfer of every state is disabled.

Individual operation mode:

M8040 is always effective.

Zero return operation mode and cycle operation mode:

When the stop button is pressed, the operation is held until the start button is pressed.

Stepping operation mode:

M8040 is always effective except when the start button is pressed. When the start button is pressed, M8040 is not effective and transfer of states is allowed.

Others: The operation is latched when the PLC mode switches from STOP to RUN, and reset when the start button is pressed.

Even in the transfer disabled status, the operation is held for outputs in the states.

b) M8041: Transfer start

This special auxiliary relay allows transfer from the initial state S2 to the next state.

Individual operation mode and zero return operation mode:

M8041 is not effective.

Stepping operation mode and cycle operation mode:

M8041 is effective only while the start button is pressed and held.

Continuous operation mode:

The operation is latched when the start button is pressed, and cleared when the stop button is pressed.

c) M8042: Start pulse

M8042 is activated instantaneously only when the start button is pressed.

d) M8047: Enable STL monitoring

When IST instruction is executed, M8047 is set to ON.

When the M8047 turns ON, STL monitoring becomes valid, and state relay numbers (S0 to S899) in the ON status are stored in turn in the ascending order of device number to the special auxiliary relays D8040 to D8047.

Up to eight state relay numbers in the ON status can be monitored.

If either state relay is ON, the special auxiliary relay M8046 is set to ON.

2) Auxiliary relays controlled by a sequence program

→ **For details of these controls, refer to the next page.**

a) M8043: Zero return complete

Set this special auxiliary relay (M) to ON by a user program when the machine returns to the zero point in the zero return operation mode.

b) M8044: Zero point condition

Detect the zero point condition of the machine, and drive this special auxiliary relay. This signal is effective in every mode

c) M8045: All output reset disable

When the mode is switched among individual operation mode, zero return operation mode and automatic mode, all outputs and operation state relays are reset if the machine is not located at the zero point.

If M8045 has been set to ON in advance, however, only operation state relays are reset.

5. Program example

1) Circuit diagram


In the sequence circuit shown below, all areas except shaded areas are standard.

Program the shaded areas according to the contents of control.

a) Initial circuit


While the machine is operating, the operation mode can be switched arbitrarily (among stepping operation, cycle operation and continuous operation) in the automatic mode.

When the operation mode is switched between the individual operation mode, zero return operation mode and automatic mode while the machine is operating, all outputs are reset once to assure safety, after which the following mode becomes valid. (While M8045 (All output reset disable) is ON, outputs are not reset at all.



b) Individual operation mode

Programming is not required when the individual operation mode is not provided.




c) Zero return operation mode


Programming is not required when the zero return operation mode is not provided.

It is necessary to set M8043 (zero return complete) to ON before starting the automatic mode.

SFC block




d) Automatic mode (stepping operation mode, cycle operation mode or continuous operation mode)



6. List program

The list program for the circuit diagram shown on the previous page is as shown below:







14.2 FNC 61 – SER / Search a Data Stack

Outline

This instruction searches for the same data, maximum value and minimum value in a data table.

1. Instruction format

FNC 61		16-bit Instruction		32-bit Instruction	
D	P	Mnemonic	Operation Condition	Mnemonic	Operation Condition
		SER	 Continuous Operation	DSER	 Continuous Operation
		SERP	 Pulse (Single) Operation	DSERP	 Pulse (Single) Operation
		9 steps		17 steps	

2. Set data

Operand type	Description	Data type
(S1•)	Head device number in which same data, maximum value and minimum value are searched	16- or 32-bit binary
(S2•)	Data to be searched for or device number storing data	16- or 32-bit binary
(D•)	Head device number storing number of same data, maximum value and minimum value detected by search	16- or 32-bit binary
n	Number of data in which same data, maximum value and minimum value are searched [16-bit instruction: 1 to 256, 32-bit instruction: 1 to 128]	16- or 32-bit binary

3. Applicable devices


Oper- and Type	Bit Devices							Word Devices										Others							
	System User							Digit Specification				System User				Special Unit		Index				Con-stant	Real Number	Charac-ter String	Pointer
	X	Y	M	T	C	S	D□.b	KnX	KnY	KnM	KnS	T	C	D	R	U□\G□	V	Z	Modify	K	H	E	"□"	P	
(S1•)								✓	✓	✓	✓	✓	✓	✓	✓	▲			✓						
(S2•)								✓	✓	✓	✓	✓	✓	✓	✓	▲	✓	✓	✓	✓	✓				
(D•)									✓	✓	✓	✓	✓	✓	✓	▲			✓						
n														✓	✓					✓	✓				

▲: This function is supported only in HCA8/HCA8CPLCs.

Explanation of function and operation

1. 16-bit operation (SER and SERP)

In "n" data starting from (S1•), same data as (S2•) is searched, and the search result is stored to (D•) to (D•) +4.



1) Contents of searched data and the search result

a) When same data was detected

Five devices starting from (D•) store the number of same data, first position, last position, maximum value position and minimum value position.

b) When same data was not detected

Five devices starting from (D•) store the number of same data, first position, last position, maximum value position and minimum value position.

In this case, however, "0" is stored in three devices starting from (D•) (which store the number of same data, first position and last position).

2) Operation example

a) Example of search result table configuration and data


Searched device (S1•)	Searched data (S1•) value (example)	Comparison data (S2•) value (example)	Data position	Search result		
				Maximum value (D•) + 4	Same (D•)	Minimum value (D•) + 3
(S1•)	K100	K100	0		✓ (first position)	
(S1•) + 1	K111		1			
(S1•) + 2	K100		2		✓	
(S1•) + 3	K 98		3			
(S1•) + 4	K123		4			
(S1•) + 5	K 66		5			✓
(S1•) + 6	K100		6		✓ (last position)	
(S1•) + 7	K 95		7			
(S1•) + 8	K210		8		✓	
(S1•) + 9	K 88		9			

b) Search result table

Device number	Contents	Search result item
(D•)	3	Number of same data
(D•) + 1	0	Same data position (first position)
(D•) + 2	6	Same data position (last position)
(D•) + 3	5	Minimum value position (last position)
(D•) + 4	8	Maximum value position (last position)

2. 32-bit operation (DSER and DSERP)

In "n" data starting from [(S1•) + 1, (S1•)], same data as [(S2•) + 1, (S2•)] is searched, and the search result is stored to [(D•) + 1, (D•)] to [(D•) + 9, (D•) + 8]



b) When same data was not detected

Five 32-bit devices starting from [(D•) + 1, (D•)] store the number of same data, first position, last position, maximum value position and minimum value position.

In this case, however, "0" is stored in three devices starting from [(D•) + 1, (D•)] (which store the number of same data, first position and last position)

2) Operation example

a) Example of search result table configuration and data

Searched device $(S1) + 1$	Searched data $(S1)$ value (example)	Comparison data $(S2)$	Data position	Search result		
				Maximum value $(D) + 4$	Same (D)	Minimum value $(D) + 3$
$[(S1) + 1, (S1)]$	K100000	K100000	0		✓ (first position)	
$[(S1) + 3, (S1) + 2]$	K110100		1			
$[(S1) + 5, (S1) + 4]$	K100000		2		✓	
$[(S1) + 7, (S1) + 6]$	K 98000		3			
$[(S1) + 9, (S1) + 8]$	K123000		4			
$[(S1) + 11, (S1) + 10]$	K 66000		5			✓
$[(S1) + 13, (S1) + 12]$	K100000		6		✓ (last position)	
$[(S1) + 15, (S1) + 14]$	K 95000		7			
$[(S1) + 17, (S1) + 16]$	K910000		8	✓		
$[(S1) + 19, (S1) + 18]$	K910000		9	✓		

b) Search result table

Device number	Contents	Search result item
$[(D) + 1, (D)]$	3	Number of same data
$[(D) + 3, (D) + 2]$	0	Same data position (first position)
$[(D) + 5, (D) + 4]$	6	Same data position (last position)
$[(D) + 7, (D) + 6]$	5	Minimum value position (last position)
$[(D) + 9, (D) + 8]$	9	Maximum value position (last position)

Cautions

1. Comparison of values

It is executed algebraically. (example: $-10 < 2$)

2. When there are two or more maximum or minimum values

When there are two or more maximum or minimum values in the searched data, the last position of the max/min is stored respectively.

3. Number of occupied devices

When this instruction is driven, the following number of devices are occupied for storing the search result (D)

Make sure that such devices are not used in other controls for the machine.

1) In the case of 16-bit operation

Five devices, (D) , $(D) + 1$, $(D) + 2$, $(D) + 3$ and $(D) + 4$, are occupied.

2) In the case of 32-bit operation

Ten devices,


[$(D\bullet)+1, (D\bullet)$], [$(D\bullet)+3, (D\bullet)+2$], [$(D\bullet)+5, (D\bullet)+4$], [$(D\bullet)+7, (D\bullet)+6$]
and [$(D\bullet)+9, (D\bullet)+8$], are occupied.

14.3 FNC 62 – ABSD / Absolute Drum Sequencer

Outline

This instruction creates many output patterns corresponding to the current value of a counter.

1. Instruction format



2. Set data

Operand type	Description	Data type
$(S1\bullet)$	Head device number storing the data table (with rising and falling point data)	16- or 32-bit binary
$(S2\bullet)$	Counter number for monitoring the current value compared with the data table	16- or 32-bit binary
$(D\bullet)$	Head bit device number to be output	Bit
n	Number of lines in the table and the number of output bit devices [$1 \leq n \leq 64$]	16-bit binary

3. Applicable devices

Oper- and Type	Bit Devices							Word Devices								Others								
	System User							Digit Specification				System User				Special Unit	Index			Con- stant	Real Number	Charac- ter String	Pointer	
	X	Y	M	T	C	S	D□.b	KnX	KnY	KnM	KnS	T	C	D	R	U□\G□	V	Z	Modify	K	H	E	"□"	P
$(S1\bullet)$								✓	✓	✓	✓	✓	✓	✓	▲2			✓						
$(S2\bullet)$												✓						✓						
$(D\bullet)$		✓	✓			✓	▲1											✓						
n																			✓	✓				

▲1: "D□.b" is available only in HCA8 and HCA8CPLCs. However, index modifiers (V and Z) are not available.


▲2: This function is supported only in HCA8/HCA8CPLCs.

Explanation of function and operation

1. 16-bit operation (ABSD)

In this example, outputs are controlled to ON or OFF by one rotation (0 to 360° using the rotation angle signal of 1°/pulse).

The current value $(S2\bullet)$ of the counter is compared with the data table with "n" lines starting from $(S1\bullet)$ (which occupies "n" lines x2 devices), and consecutive "n" outputs starting from $(D\bullet)$ are controlled to ON or OFF during one rotation.




1) Write the following data to $(S1)$ to $(S1) + 2n + 1$ in advance by a transfer instruction:

Rising point		Falling point		Target output
	Data value (example)		Data value (example)	
$(S1)$	40	$(S1) + 1$	140	(D)
$(S1) + 2$	100	$(S1) + 3$	200	$(D) + 1$
$(S1) + 4$	160	$(S1) + 5$	60	$(D) + 2$
$(S1) + 6$	240	$(S1) + 7$	280	$(D) + 3$
⋮	—	⋮	—	⋮
$(S1) + 2n$	—	$(S1) + 2n + 1$	—	$(D) + n - 1$

For example, store the 16-bit rising point data to an even device number devices, and store the 16-bit falling data to an odd device number devices.

2) Output pattern


When the command input is set to ON, "n" points starting from (D) change as shown below. Each rising point/falling point can be changed respectively by overwriting the data in $(S1)$ to $(S1) + n \times 2$.



2. 32-bit operation (DABSD)

In this example, outputs are controlled to ON or OFF by one rotation (0 to 360° using the rotation angle signal of 1°/pulse).

The present value $(S2 \cdot)$ of the counter is compared with the data table having "n" lines starting from $[(S1 \cdot) + 1, (S1 \cdot)]$ (which occupies "n" lines $\times 4$ devices), and consecutive "n" outputs starting from are controlled to ON or OFF during one rotation.



1) Write the following data to $[(S1 \cdot), (S1 \cdot) + 1]$ to $[(S1 \cdot) + 4n + 2, (S1 \cdot) + 4n + 3]$ in advance using a transfer instruction:


Rising point	Data value (example)	Falling point		Target output
			Data value (example)	
$[(S1 \cdot) + 1, (S1 \cdot)]$	40	$[(S1 \cdot) + 3, (S1 \cdot) + 2]$	140	$(D \cdot)$
$[(S1 \cdot) + 5, (S1 \cdot) + 4]$	100	$[(S1 \cdot) + 7, (S1 \cdot) + 6]$	200	$(D \cdot) + 1$
$[(S1 \cdot) + 9, (S1 \cdot) + 8]$	160	$[(S1 \cdot) + 11, (S1 \cdot) + 10]$	60	$(D \cdot) + 2$
$[(S1 \cdot) + 13, (S1 \cdot) + 12]$	240	$[(S1 \cdot) + 15, (S1 \cdot) + 14]$	280	$(D \cdot) + 3$
⋮	—	⋮	—	⋮
$[(S1 \cdot) + 4n + 1, (S1 \cdot) + 4n]$	—	$[(S1 \cdot) + 4n + 3, (S1 \cdot) + 4n + 2]$	—	$(D \cdot) + n - 1$

For example, store the 32-bit rising point data to devices having an even device number, and store the 32-bit falling point data to devices having an odd device number.

When the command input is set to ON, "n" points starting from $(D \cdot)$ change as shown below.

Each rising point/falling point can be changed respectively by overwriting the data in

$[(S1 \cdot) + 1, (S1 \cdot)]$ to $[(S1 \cdot) + (n \times 2) + 3, (S1 \cdot) + (n \times 2) + 2]$



Cautions

1. Specifying a high speed counter (C235 to C255)

In DABSD instruction, a high seed counter can be specified as **(S2•)**

In this case, however, the output pattern contains response delay caused by the scan cycle with regard to the current value of a counter.

When high responsivity is required in HCA8/HCA8CPLCs, use the table high speed comparison function offered by the HSZ instruction, or use the HSCT instruction

2. When specifying digits of a bit device as **(S1•)**

1) Device number

Specify a multiple of 16 (0, 16, 32, 64 ...).

2) Number of digits

- In ABSD instruction (16-bit operation): Only K4 is available.

- In DABSD instruction (32-bit operation): Only K8 is available.

3. Other cautions

- The value "n" determines the number of target outputs ($1 \leq n \leq 64$).
- Even if the command input is set to OFF, the ON/OFF status of outputs does not change.

14.4 FNC 63 – INCD / Incremental Drum Sequencer

Outline

This instruction creates many output patterns using a pair of counters.

1. Instruction format

FNC 63 INCD		16-bit Instruction	Mnemonic	Operation Condition	32-bit Instruction	Mnemonic	Operation Condition
		9 steps	INCD	Continuous Operation		-	

2. Set data

Operand type	Description	Data type
(S1•)	Head word device number storing the set value	16-bit binary
(S2•)	Head number of counters whose current value is monitored	16-bit binary
(D•)	Head bit device number to be output	Bit
n	Number of output bit devices [1 ≤ n ≤ 64]	16-bit binary

3. Applicable devices

Oper- and Type	Bit Devices							Word Devices										Others						
	System User							Digit Specification				System User				Special Unit	Index		Con- stant	Real Number	Charac- ter String	Pointer		
	X	Y	M	T	C	S	D□.b	KnX	KnY	KnM	KnS	T	C	D	R	U□V□G□	V	Z	Modify	K	H	E	"□"	P
(S1•)							✓	✓	✓	✓	✓	✓	✓	✓	▲2			✓						
(S2•)													✓					✓						
(D•)	✓	✓				✓	▲1											✓						
n																			✓	✓				

▲1: "D□.b" is available only in HCA8 and HCA8CPLCs. However, index modifiers (V and Z) are not available.


▲2: This function is supported only in HCA8/HCA8CPLCs.

Explanation of function and operation


1. 16-bit operation (INCD)

The current value (S2•) of a counter is compared with the data table having "n" lines starting

from (S1•) (which occupies "n" lines x 1 device). When (S2•) is equivalent to the table data, the current output is reset, and the next output is set to ON. In this way, the ON/OFF status of specified outputs is controlled in turn




Operation



1) Timing chart

Suppose that the following data is written in advance by a transfer instruction:

Device storing data		Output	
	Data value (example)		Example
(S1)	D300 = 20	(D)	M0
(S1) + 1	D301 = 30	(D) + 1	M1
(S1) + 2	D302 = 10	(D) + 2	M2
(S1) + 3	D303 = 40	(D) + 3	M3
⋮	⋮	⋮	⋮
(S1) + n - 1	—	(D) + n - 1	—



- 2) When the command contact turns ON, the output M0 turns ON.
 - 3) When the current value of C0 reaches the comparison value D300, the output M0 is reset. "1" is added to the count value of the process counter C1, and the current value of the counter C0 is reset.
 - 4) The next output M1 turns ON.
 - 5) When the current value of C0 reaches the comparison value D301, the output M1 is reset. "1" is added to the count value of the process counter C1, and the current value of the counter C0 is reset.
 - 6) The current value is compared for up to "n (K4)" outputs in the same way ($1 \leq n \leq 64$).
 - 7) When the final process specified by "n" is finished, the execution complete flag M8029 turns ON and remains ON for one operation cycle.
- M8029 is used for many instructions as the instruction execution complete flag. Use M8029 as a contact just after a corresponding instruction.

8) The program execution returns to the beginning, and outputs are repeated

Caution

- When specifying digits of a bit device as **(S1)**
As a device number, specify a multiple of 16 (0, 16, 32, 64 ...).

14.5 FNC 64 – TTMR / Teaching Timer

Outline

This instruction measures the period of time in which TTMR instruction is ON.
Use this instruction to adjust the set value of a timer by a pushbutton switch.

1. Instruction format

FNC 64 TTMR	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <th style="font-size: small;">16-bit Instruction</th> <th style="font-size: small;">Mnemonic</th> <th style="font-size: small;">Operation Condition</th> </tr> <tr> <td style="text-align: center;">5 steps</td> <td style="text-align: center;">TTMR</td> <td style="text-align: center;"> Continuous Operation </td> </tr> </table>	16-bit Instruction	Mnemonic	Operation Condition	5 steps	TTMR	Continuous Operation	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <th style="font-size: small;">32-bit Instruction</th> <th style="font-size: small;">Mnemonic</th> <th style="font-size: small;">Operation Condition</th> </tr> <tr> <td style="text-align: center;">-</td> <td style="text-align: center;">-</td> <td style="text-align: center;">-</td> </tr> </table>	32-bit Instruction	Mnemonic	Operation Condition	-	-	-
16-bit Instruction	Mnemonic	Operation Condition												
5 steps	TTMR	Continuous Operation												
32-bit Instruction	Mnemonic	Operation Condition												
-	-	-												

2. Set data

Operand type	Description	Data type
(D•)	Device number storing the teaching data	16-bit binary
n	Magnification by which the teaching data is multiplied [K0 to K2/H0 to H2]	16-bit binary

3. Applicable devices


Oper- and Type	Bit Devices						Word Devices										Others							
	System User						Digit Specification				System User			Special Unit	Index			Con- stant	Real Number	Charac- ter String	Pointer			
	X	Y	M	T	C	S	D□.b	KnX	KnY	KnM	KnS	T	C	D	R	U□\G□	V	Z	Modify	K	H	E	"□"	P
(D•)														✓	✓				✓					
n														✓	✓				✓	✓				

Explanation of function and operation

- 16-bit operation (TTMR)

The period of time to press and hold the command input (pushbutton switch) is measured in

1-second units, multiplied by the magnification (10^n), and then transferred to (D•)



The table below shows the actual value indicated by $\text{D}\bullet$ depending on the magnification n and the pressing and holding time t_0 (unit: 1 sec).

n	Magnification	$\text{D}\bullet$
K0	t_0	$\text{D}\bullet \times 1$
K1	$10t_0$	$\text{D}\bullet \times 10$
K2	$100t_0$	$\text{D}\bullet \times 100$

Related instruction

There is a handy instruction as follows:

Instruction	Description
HOUR(FNC169)	Measures the input contact ON time in 1-hour units, and outputs alarm when the measurement result reaches a specified value.

Cautions

1. When the command contact turns OFF

The current value [$\text{D}\bullet + 1$] of the pressing and holding time is reset, and the teaching time $\text{D}\bullet$ will not change any more.

2. Number of occupied devices


Two devices are occupied from a device specified as the teaching time $\text{D}\bullet$.
Make sure that these devices are not used in other controls for the machine.

- $\text{D}\bullet$: Teaching time
- $\text{D}\bullet + 1$: Current value of the pressing and holding time

Program example

1. Writing the teaching time to 10 types of data registers

Suppose that the set value is written to D400 to D409 in advance.



10 timers to be set

Because the timers T0 to T9 are the 100 ms type, the actual operating time (sec) is 1/10 of the teaching data.

Selecting a timer by a digital switch

An input to the 1-digit digital switch connected to X000 to X003 is converted into the binary format, and transferred to Z.

Measuring the teaching time

The time (sec) in which X010 is pressed and held is stored to D300.

Recovery of the teaching time is detected.

Writing the set value of a timer

The teaching time (D300) is transferred to the register D400Z for setting a timer selected by the digital switch.

14.6 FNC 65 – STMR / Special Timer

Outline

This instruction can easily make off-delay timers, one-shot timers and flicker timers.

1. Instruction format

FNC 65 STMR	16-bit Instruction	Mnemonic	Operation Condition	32-bit Instruction	Mnemonic	Operation Condition
	7 steps	STMR	Continuous Operation		-	

2. Set data

Operand type	Description	Data type
(S)	Used timer number [T0 to T199 (100 ms timer)]	16-bit binary
m	Set value of the timer [1 to 32,767]	16-bit binary
(D)	Head bit number to which the set value is output (Four devices are occupied.)	Bit

3. Applicable devices

Oper- and Type	Bit Devices							Word Devices										Others						
	System User							Digit Specification				System User				Special Unit	Index		Con-stant	Real Number	Charac-ter String	Pointer		
	X	Y	M	T	C	S	D□.b	KnX	KnY	KnM	KnS	T	C	D	R	U□V□□	V	Z	Modify	K	H	E	"□"	P
(S)											✓							✓						
m													✓	✓						✓	✓			
(D)	✓	✓				▲												✓						


▲: "D□.b" cannot be indexed with index registers (V and Z).

Explanation of function and operation

1. 16-bit operation (STMR)


The value specified in "m" is handled as the set value of a timer specified in (S•), and output to four devices starting from (D•)

Create a proper program according to the purpose while referring to the example shown below.




Off-delay timer and one-shot timer


When T10 is set to (S•), and M0 is set to (D•)



- M0 [(D•)]: Off-delay timer which turns OFF with delay of the timer set value after the command contact turned OFF
- M1 [(D•)+1]: One-shot timer which turns ON after the command contact turned OFF from ON, and turns OFF after the timer set value
- M2 [(D•)+2]: Occupied, and can be used for flicker.
- M3 [(D•)+3]: Occupied.




In the program shown below which turns OFF STMR instruction at the NC contact of (D•)+3, flicker is output to (D•)+1 and (D•)+2. (D•) and (D•)+3 are occupied.



- M0 [(D•)]: Occupied (, and can be used for off-delay timer). (Refer to the previous page.)
- M1 [(D•)+1]: Flicker (NO contact) which turns ON and OFF repeatedly at the interval of timer set value

- M2 [(D•)+2] : Flicker (NC contact) which turns ON and OFF repeatedly at the interval of timer set value
- M3 [(D•)+3] : Occupied



Cautions

1. Handling of a specified timer

The timer number specified in this instruction cannot be used in other general circuits (such as OUT instruction).

If the timer number is used in other general circuits, the timer malfunctions.

2. Number of occupied devices

Four devices are occupied from a device specified in (D•)

Make sure that these devices are not used in other controls for the machine

Device	Function	
	Off-delay timer One-shot timer	Flicker
(D•)	Off-delay timer	Occupied
(D•)+1	One-shot timer	Flicker (NO contact)
(D•)+2	Occupied	Flicker (NC contact)
(D•)+3	Occupied	Flicker (NC contact)

3. When the command contact is set to OFF

(D•), (D•)+1 and (D•)+3 will turn OFF after the set time. (D•)+2 and the timer (S•) are immediately reset

14.7 FNC 66 – ALT / Alternate State

Outline

This instruction alternates a bit device (from ON to OFF or from OFF to ON) when the input turns ON.

1. Instruction format

FNC 66		16-bit Instruction			32-bit Instruction		
		Mnemonic	Operation Condition	Mnemonic	Operation Condition		
	ALT	ALT	Continuous Operation	–	–		
	P	ALTP	Pulse (Single) Operation	–	–		

2. Set data

Operand type	Description	Data type
(D•)	Bit device number whose output is alternated	Bit

3. Applicable devices

Oper- and Type	Bit Devices							Word Devices							Others											
	System User							Digit Specification				System User			Special Unit	Index			Con- stant	Real Number	Charac- ter String	Pointer				
	X	Y	M	T	C	S	D□.b	KnX	KnY	KnM	KnS	T	C	D	R	U□V□G□	V	Z	Modify	K	H	E	"□"	P		
(D•)		✓	✓				▲																			


▲: "D□.b" is available only in HCA8and HCA8CPLCs. However, index modifiers (V and Z) are not available.

Explanation of function and operation

1. 16-bit operation (ALT and ALTP)


Alternating output (1-step)

Every time the command input turns ON from OFF, a bit device specified in (D•) is alternated (from ON to OFF or from OFF to ON).



Dividing output (by 2-step alternating output)

Multi-step dividing outputs are achieved by combination of two or more ALTP instructions.



Caution


1. When using (continuous operation type) ALT instruction

- When ALT instruction is used, a specified bit device is alternated in every operation cycle. To alternate a specified device by turning the command ON or OFF, use the (pulse operation type) ALTP instruction, or use a pulse operation type command contact such as LDP.

Program examples


1. Start and stop by one input

- 1) When the pushbutton switch X000 is pressed, the start output Y001 is set to ON.
- 2) When the pushbutton switch X000 is pressed again, the stop output Y000 is set to ON.



2. Flicker operation


- 1) When the input X006 is set to ON, the contact of the timer T2 turns ON instantaneously every 5 seconds.
- 2) Every time the contact of T2 turns ON, the output Y007 is set to ON or OFF alternately



3. Alternating output operation using auxiliary relays (M) (operation equivalent to ALT instruction)

The circuit below is provided as an example of alternating operation using basic instructions and auxiliary relays (M) which is equivalent to ALT instruction.

- 1) When X000 is set to ON, M0 turns ON and remains ON for only one operation cycle.
- 2) When M0 turns ON for the first time, Y000 is latched. When M0 turns ON the second time, Y000 becomes unlatched.



14.8 FNC 67 – RAMP / Ramp Variable Value

Outline

This instruction obtains the data which changes between the start value (initial value) and the end value (target value) over the specified "n" times.

1. Instruction format

FNC 67 RAMP	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <th style="font-size: small;">16-bit Instruction</th> <th style="font-size: small;">Mnemonic</th> <th style="font-size: small;">Operation Condition</th> </tr> <tr> <td style="text-align: center;">9 steps</td> <td style="text-align: center;">RAMP</td> <td style="text-align: center;"> Continuous Operation </td> </tr> </table>	16-bit Instruction	Mnemonic	Operation Condition	9 steps	RAMP	Continuous Operation	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <th style="font-size: small;">32-bit Instruction</th> <th style="font-size: small;">Mnemonic</th> <th style="font-size: small;">Operation Condition</th> </tr> <tr> <td style="text-align: center;">-</td> <td style="text-align: center;">-</td> <td style="text-align: center;">-</td> </tr> </table>	32-bit Instruction	Mnemonic	Operation Condition	-	-	-
16-bit Instruction	Mnemonic	Operation Condition												
9 steps	RAMP	Continuous Operation												
32-bit Instruction	Mnemonic	Operation Condition												
-	-	-												

2. Set data

Operand type	Description	Data type
(S1•)	Device number storing the initial value of ramp	16-bit binary
(S2•)	Device number storing the target value of ramp	16-bit binary
(D•)	Device number storing the current value of ramp	16-bit binary
n	Ramp transfer time (scan) [1 to 32, 767]	16-bit binary

3. Applicable devices


Oper- and Type	Bit Devices							Word Devices										Others							
	System User							Digit Specification				System User				Special Unit	Index		Con- stant		Real Number	Charac- ter String	Pointer		
	X	Y	M	T	C	S	D□.b	KnX	KnY	KnM	KnS	T	C	D	R	U□V□G□□	V	Z	Modify	K	H	E	"□"	P	
(S1•)																									
(S2•)																									
(D•)																									
n																									


Explanation of function and operation

1. 16-bit operation (RAMP)


When the start value (S1•) and the end value (S2•) have been specified and the command input is set to ON, the value obtained by adding a value divided equally by "n" times to (S1•) in every operation cycle is stored to (D•)

By combining this instruction and an analog output, the cushion start/stop command can be output





- The number of scans ("0" to "n") is stored in $D+1$.
- The time from start to the end value is the operation cycle multiplied by "n" times.
- If the command input is set to OFF in the middle of operation, execution is paused. (The present data value stored in D is held, and the number of scans stored in $D+1$ is cleared.) When the command input is set to ON again, D is cleared, and the operation is started from $S1$.
- After transfer is completed, the instruction execution complete flag M8029 turns ON, and the D value is returned to the $S1$ value.




- When acquiring the operation result at a constant time interval (constant scan mode)
Write a prescribed scan time (which is longer than the actual scan time) to D8039 and set M8039 to ON to select the constant scan mode in the PLC.

For example, when "20 ms" is written to D8039 and "n" is set to 100, the D value will change from $S1$ to $S2$ in 20 seconds.


2. Operation of the mode flag (M8026)

In HCA8/HCA8CPLCs, the contents of $D+1$ are changed as follows depending on the ON/OFF status of the mode flag M8026.

1) When M8026 is OFF



2) When M8026 is ON



Related devices

→ For the instruction execution complete flag use method, refer to Subsection 6.5.2.

Device	Name	Description
M8029	Instruction execution complete	Turns ON when (D) becomes equivalent to (S2) after "n" operation cycles.
M8026*1	RAMP mode	Refer to the operation of the mode flag M8026 described above.

*1. M8026 is available only in HCA8/HCA8CPLCs, and is cleared when the PLC mode switches from RUN to STOP.

Caution

1. When specifying a latched (battery backed) type device as (D)

When setting PLC to the RUN mode while the command input is ON, clear (D) in advance.

14.9 FNC 68 – ROTC / Rotary Table Control

Outline

This instruction is suitable for efficient control of the rotary table for putting/taking a product into/out of the rotary table.

1. Instruction format

FNC 68 ROTC	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <th style="font-size: small;">16-bit Instruction</th> <th style="font-size: small;">Mnemonic</th> <th style="font-size: small;">Operation Condition</th> </tr> <tr> <td style="text-align: center;">9 steps</td> <td style="text-align: center;">ROTC</td> <td style="text-align: center;"> Continuous Operation </td> </tr> </table>	16-bit Instruction	Mnemonic	Operation Condition	9 steps	ROTC	Continuous Operation	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <th style="font-size: small;">32-bit Instruction</th> <th style="font-size: small;">Mnemonic</th> <th style="font-size: small;">Operation Condition</th> </tr> <tr> <td style="text-align: center;">-</td> <td style="text-align: center;">-</td> <td style="text-align: center;">-</td> </tr> </table>	32-bit Instruction	Mnemonic	Operation Condition	-	-	-
16-bit Instruction	Mnemonic	Operation Condition												
9 steps	ROTC	Continuous Operation												
32-bit Instruction	Mnemonic	Operation Condition												
-	-	-												

2. Set data

Operand type	Description	Data type
(S•)	Data register for counting	16-bit binary
m1	Number of divisions	16-bit binary
m2	Number of low-speed sections	16-bit binary
(D•)	Head bit device number to be driven	16-bit binary

3. Applicable devices


Oper- and Type	Bit Devices						Word Devices										Others									
	System User						Digit Specification				System User				Special Unit		Index				Con- stant		Real Number	Charac- ter String	Pointer	
	X	Y	M	T	C	S	D□.b	KnX	KnY	KnM	KnS	T	C	D	R	U□\G□	V	Z	Modify	K	H	E	"□"	P		
(S•)																										
m1																										
m2																										
(D•)																										

▲: "D□.b" cannot be indexed with index registers (V and Z).

Explanation of function and operation

1. 16-bit operation (ROTC)

The table rotation is controlled by "m2", (S•) and (D•) so that a product can be efficiently put into or taken out of the rotary table divided into "m1" (=10) sections as shown in the figure below.



1) Register (word device) specifying the calling condition (S•)

(S•)	Works as a register for counting.	Set them in advance using a transfer instruction.
(S•) + 1	Sets the port No. to be called.	
(S•) + 2	Sets the product No. to be called.	

2) Register (bit device) specifying the calling condition **(D•)**


(D•) :	A phase signal	Construct an internal contact circuit in advance which is driven by the input signal (X)
(D•) + 1	B phase signal	
(D•) + 2	Zero point detection signal	
(D•) + 3	Forward rotation at high speed	
(D•) + 4	Forward rotation at low speed	
(D•) + 5	Stop	
(D•) + 6	Backward rotation at low speed	
(D•) + 7	Backward rotation at high speed	

Operation conditions

The conditions required to use this instruction are as shown in the example below.

1) Rotation detection signal: X → **(D•)**

- Provide a 2-phase switch (X000 and X001) for detecting the rotation direction (forward or backward) of the table and the switch X002 which turns ON when the product No. 0 reaches the port No. 0.
- Create the sequence program shown below.



X000 to X002 are replaced with internal contacts of **(D•)** to **(D•)+2**.

An arbitrary head device number can be specified by X or **(D•)**

2) Specification of a register for counting: **(S•)**

The counter **(S•)** detects which number of product is located at the port No. 0.

3) Registers specifying the calling condition: **(S•)+1** and **(S•)+2**

a) Set the port No. to be called in $(S \cdot) + 1$

b) Set the product No. to be called in $(S \cdot) + 2$.

4) Number of divisions m1 and number of low-speed sections m2

Specify the number of divisions m1 of the table, and number of low-speed sections m2.

When the above conditions are specified, forward/backward rotation and high speed/low

speed/stop are output to $(D \cdot) + 3$ to $(D \cdot) + 7$ specified by the head device $(D \cdot)$

Cautions

1. Operations caused by the command input ON/OFF status

- When the command input is set to ON and this instruction is executed, the result will be

automatically output to $(D \cdot) + 3$ to $(D \cdot) + 7$.

- When the command input is set to OFF, $(D \cdot) + 3$ to $(D \cdot) + 7$ are set to OFF accordingly.

2. Multiple activation of the rotation detection signal ($(D \cdot)$ to $(D \cdot) + 2$) in one division

For example, when the rotation detection signal ($(D \cdot)$ to $(D \cdot) + 2$) is activated 10 times in one division, set a value multiplied by "10" to each division, port No. to be called and product No. to be called.

As a result, an intermediate value of the division number can be set to a low-speed section

3. Zero point detection signal $(D \cdot)$

When the zero point detection signal (M2) turns ON while the command input is ON, the contents of the register for counting $(S \cdot)$ are cleared to "0".

This clear operation should be executed before starting the operation.

14.10 FNC 69 – SORT / SORT Tabulated Data

Outline

This instruction sorts a data table consisting of data (lines) and group data (columns) based on a specified group data (column) sorted by line in ascending order. This instruction stores the group data (columns) in serial devices.

On the other hand, SORT2 (FNC149) instruction stores the data (lines) in serial devices facilitating the addition of data (lines), and sorts a table in either ascending or descending order.

→ For SORT2 (FNC149) instruction, refer to Section 19.7.

1. Instruction format

FNC 69 SORT	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <th style="font-size: small;">16-bit Instruction</th> <th style="font-size: small;">Mnemonic</th> <th style="font-size: small;">Operation Condition</th> </tr> <tr> <td style="text-align: center;">11 steps</td> <td style="text-align: center;">SORT</td> <td style="text-align: center;"> Continuous Operation </td> </tr> </table>	16-bit Instruction	Mnemonic	Operation Condition	11 steps	SORT	Continuous Operation	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <th style="font-size: small;">32-bit Instruction</th> <th style="font-size: small;">Mnemonic</th> <th style="font-size: small;">Operation Condition</th> </tr> <tr> <td style="text-align: center;">-</td> <td style="text-align: center;">-</td> <td style="text-align: center;">-</td> </tr> </table>	32-bit Instruction	Mnemonic	Operation Condition	-	-	-
16-bit Instruction	Mnemonic	Operation Condition												
11 steps	SORT	Continuous Operation												
32-bit Instruction	Mnemonic	Operation Condition												
-	-	-												

2. Set data

Operand type	Description	Data type
(S)	Head device number storing the data table [which occupies m1 × m2 points]	16-bit binary
m1	Number of data (lines) [1 to 32]	
m2	Number of group data (columns) [1 to 6]	
(D)	Head device number storing the operation result [which occupies m1 × m2 points]	
n	Column number of the group data (column) used as the basis of sorting [1 to m2]	


3. Applicable devices

Oper- and Type	Bit Devices										Word Devices										Others			
	System User					Digit Specification					System User				Special Unit	Index		Con- stant		Real Number	Charac- ter String	Pointer		
	X	Y	M	T	C	S	D□.b	KnX	KnY	KnM	KnS	T	C	D	R	U□V□□	V	Z	Modify	K	H	E	"□"	P
(S)														✓	✓									
m1																				✓	✓			
m2																				✓	✓			
(D)														✓	✓									
n														✓	✓					✓	✓			

Explanation of function and operation

1. 16-bit operation (SORT)

In the data table (sorting source) having (m1 × m2) points from (S), data lines are sorted in the ascending order based on the group data in the column No. "n", and the result is stored in the data table (sorting result) having (m1 × m2) points from (D).



- The data table configuration is explained in an example in which the sorting source data table has 3 lines and 4 columns (m1 = K3, m2 = K4). For the sorting result data table, understand (S) as (D)

Column No.		Number of groups (m2 = K4)			
		1	2	3	4
Line No.		Control number	Height	Weight	Age
Number of data (m1 = 3)	1	(S)	(S) +3	(S) +6	(S) +9
	2	(S) +1	(S) +4	(S) +7	(S) +10
	3	(S) +2	(S) +5	(S) +8	(S) +11

• When the command input turns ON, data sorting is started. Data sorting is completed after "m1" scans, and the instruction execution complete flag M8029 is set to ON.

→ For the instruction execution complete flag use method, refer to Subsection 6.5.2.

2. Operation examples

When the instruction is executed with "n = K2 (column No. 2)" and "n = K3 (column No. 3)" for the following sorting source data, the operations shown below are acquired.

It is recommended to put a serial number such as a control number in the first column so that the original line number can be estimated based on the contents.

Sorting source data

Column No.		Number of groups (m2 = K4)			
		1	2	3	4
Line No.		Control number	Height	Weight	Age
Number of data (m1 = 5)	1	(S)	(S) + 5	(S) + 10	(S) + 15
		1	150	45	20
	2	(S) + 1	(S) + 6	(S) + 11	(S) + 16
		2	180	50	40
	3	(S) + 2	(S) + 7	(S) + 12	(S) + 17
		3	160	70	30
	4	(S) + 3	(S) + 8	(S) + 13	(S) + 18
		4	100	20	8
	5	(S) + 4	(S) + 9	(S) + 14	(S) + 19
		5	150	50	45

1) Sorting result when the instruction is executed with "n = K2 (column No. 2)"

Column No.	1	2	3	4
Line No.	Control number	Height	Weight	Age
1	(D)	(D) + 5	(D) + 10	(D) + 15
	4	100	20	8
2	(D) + 1	(D) + 6	(D) + 11	(D) + 16
	1	150	45	20
3	(D) + 2	(D) + 7	(D) + 12	(D) + 17
	5	150	50	45
4	(D) + 3	(D) + 8	(D) + 13	(D) + 18
	3	160	70	30
5	(D) + 4	(D) + 9	(D) + 14	(D) + 19
	2	180	50	40

2) Sorting result when the instruction is executed with "n = K3 (column No. 3)"

Column No.	1	2	3	4
Line No.	Control number	Height	Weight	Age
1	(D)	(D) + 5	(D) + 10	(D) + 15
	4	100	20	8
2	(D) + 1	(D) + 6	(D) + 11	(D) + 16
	1	150	45	20
3	(D) + 2	(D) + 7	(D) + 12	(D) + 17
	2	180	50	40
4	(D) + 3	(D) + 8	(D) + 13	(D) + 18
	5	150	50	45
5	(D) + 4	(D) + 9	(D) + 14	(D) + 19
	3	160	70	30

Related device

→ For the instruction execution complete flag use method, refer to Subsection 6.5.2.

Device	Name	Description
M8029	Instruction execution complete	Turns ON when sorting is completed.

Cautions

- Do not change the contents of operands and data while the instruction is executed.
- Before executing the instruction again, set the command input to OFF.
- Limitation in the number of instructions

Only one instruction can be used in a program.

- When the same device is specified in (S) and (D)

The source data is overwritten by the data acquired by sorting.

Take special care so that the contents of **(S)** are not changed until execution is completed.











15. External HC I/O Device – FNC 70 to FNC 79

FNC 70 to FNC 79 provide instructions to receive data from and send data to external devices mainly using inputs and outputs in PLCs.

Because these instructions easily achieve complicated controls with a minimum required sequence program and external wiring, they are similar to handy instructions described in the preceding chapter.

FROM and TO instructions essential for controlling special units and special blocks are included in this group.

(In HCA8 and HCA8CPLCs, transfer can be executed also by MOV instruction.)

FNC No.	Mnemonic	Symbol	Function	Reference
70	TKY		Ten Key Input	Section 15.1
71	HKY		Hexadecimal Input	Section 15.2
72	DSW		Digital switch (thumbwheel input)	Section 15.3
73	SEGD		Seven Segment Decoder	Section 15.4
74	SEGL		Seven Segment With Latch	Section 15.5
75	ARWS		Arrow Switch	Section 15.6
76	ASC		ASCII code data input	Section 15.7
77	PR		Print (ASCII Code)	Section 15.8
78	FROM		Read From A Special Function Block	Section 15.9
79	TO		Write To A Special Function Block	Section 15.10

15.1 FNC 70 – TKY / Ten Key Input

Outline

This instruction sets data to timers and counters through inputs of the ten keys from "0" to "9".

1. Instruction format

D	FNC 70 TKY
---	---------------

16-bit Instruction	Mnemonic	Operation Condition
7 steps	TKY	 Continuous Operation

32-bit Instruction	Mnemonic	Operation Condition
13 steps	DTKY	 Continuous Operation

2. Set data

Operand Type	Description	Data Type
(S•)	Head bit device number from which one of the ten keys is input [10 devices are occupied]	Bit
(D1•)	Word device number storing the data	16- or 32-bit binary
(D2•)	Head bit device number storing the key pressing information [11 devices are occupied]	Bit

3. Applicable devices

Oper- and Type	Bit Devices							Word Devices										Others								
	System User							Digit Specification				System User				Special Unit		Index				Con- stant		Real Number	Charac- ter String	Pointer
	X	Y	M	T	C	S	D□.b	KnX	KnY	KnM	KnS	T	C	D	R	U□\G□	V	Z	Modify	K	H	E	"□"	P		
(S•)	✓	✓	✓			✓	▲																			
(D1•)									✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓							
(D2•)		✓	✓			✓	▲												✓							

▲: "D□.b" cannot be indexed with index registers (V and Z)

Explanation of function and operation

1. 16-bit operation (TKY)


(D1•) stores a numeric value input from (S•) to (S•)+9 connected to the ten keys. Output informations for key pressing and key sensing are output to (D2•) to (D2•)+10.

1) Input numeric value (D1•)

- When an input value is larger than "9999", it overflows from the most significant digit.
- An input numeric value is stored in the binary format.
- When the ten keys are pressed in the order "[1] → [2] → [3] → [4]" in the figure shown on the next page, "2130" is stored in (D1•)



2) Key pressing information [(D2•) to (D2•)+10]

- For the key pressing information, (D2•) to (D2•)+9 turn ON or OFF according to the pressed keys.
- For the key sensing output, (D2•)+10 turns ON when any key is pressed.



The figure below shows an example of HCA8PLC (sink input).
For wiring details, refer to the following manual.

→ HCA8Hardware Edition



"2130" is stored in (D1•).

2. 32-bit operation (DTKY)

[$\text{D1}\cdot +1$, $\text{D1}\cdot$] store a numeric value input from $\text{S}\cdot$ to $\text{S}\cdot +9$ connected to the ten keys.


Output informations for key pressing and key sensing are output to $\text{D2}\cdot$ to $\text{D2}\cdot +10$.

1) Input numeric value [$\text{D1}\cdot$]

- When an input value is larger than "99,999,999", it overflows from the most significant digit.
- An input numeric value is stored in the binary format

2) Key pressing information [$\text{D2}\cdot$ to $\text{D2}\cdot +10$]

- For the key pressing information, $\text{D2}\cdot$ to $\text{D2}\cdot +9$ turn ON or OFF according to the pressed keys.
- For the key sensing output, $\text{D2}\cdot +10$ turns ON when any key is pressed.



For the ten-key connection example and key pressing information, refer to the 16-bit operation (TKY) shown above

Cautions

1. When two or more keys are pressed at the same time
In such a case, only the first key pressed is valid.
2. When the command contact turns OFF

Though the contents of $\text{D1}\cdot$ do not change, all of $\text{D2}\cdot$ to $\text{D2}\cdot +10$ turn OFF

3. Number of occupied device

1) Ten bit devices are occupied from $\text{S}\cdot$ for connecting the ten keys.

Because these devices are occupied even if the ten keys are not connected, they cannot be used for any other purpose.

2) Eleven bit devices are occupied from $\text{D2}\cdot$ for outputting the key pressing information.

Make sure that these devices are not used in other controls for the machine.

- $\text{D2}\cdot$ to $\text{D2}\cdot +9$: Turn ON or OFF according to input of the ten keys "0" to "9".

- $\text{D2}\cdot +10$: Is ON while either one among "0" to "9" keys is pressed (key sensing output).

4. Limitation in the number the instruction

TKY or DTKY instruction can be used only once in a program.


When TKY and/or DTKY instruction should be used two or more times, use the indexing (V, Z)

function.

Program example

In the program example shown below, the input X000 is set as the head bit device, and the ten keys "0" to "9" are connected.


1. Program



2. Connection diagram

This connection diagram shows an example of HCA8PLC (sink input).

For wiring details, refer to the following manual.



3. Timing chart

1) When the ten keys are pressed in the order "[1] → [2] → [3] → [4]" shown in the figure, "2130" is stored in (D0).

When an input value is larger than "9999", it overflows from the most significant digit.

(An input numeric value is stored in the binary format in D0).

2) When X002 is pressed, M12 turns ON and remains ON until another key is pressed. Other keys work in the same way.

In this way, M10 to M19 turn ON and OFF according to the inputs X000 to X011.


3) When pressing a key, the key sensing output M20 is ON only while it is pressed.

15.2 FNC 71 – HKY / Hexadecimal Input

Outline

This instruction multiplexes four X-devices and four Y-devices to allow for 16 key (0 to F) 4-digit (byte) input. Keys 0 to 9 stores numerical values, and keys A to F represent function keys. When the extension function is set to ON, hexadecimal keys 0 to F all store their corresponding numerical values.

1. Instruction format



2. Set data

Operand Type	Description	Data Type
(S•)	Head X device number to be used (Four devices occupied.)	Bit
(D1•)	Head Y device number to be used (Four devices occupied.)	Bit
(D2•)	Device number storing the numerical input from the 16 keys	16- or 32-bit binary
(D3•)	Head bit device number storing the key pressing information (Eight devices are occupied.)	Bit

3. Applicable devices

Oper- and Type	Bit Devices							Word Devices										Others						
	System User							Digit Specification				System User			Special Unit	Index			Con- stant	Real Number	Charac- ter String	Pointer		
	X	Y	M	T	C	S	D□.b	KnX	KnY	KnM	KnS	T	C	D	R	U□\G□	V	Z	Modify	K	H	E	"□"	P
(S•)	✓																		✓					
(D1•)		✓																	✓					
(D2•)												✓	✓	✓	✓	✓	✓	✓	✓					
(D3•)		✓	✓				▲												✓					

▲: "D□.b" cannot be indexed with index registers (V and Z).

Explanation of function and operation


1. 16-bit operation (HKY)

Signals [(S•) to (S•) +3] and [(D1•) to (D1•) +3] connected to the 16 key input (0 to F) are scanned.

When a key 0 to 9 is pressed, the corresponding numeric value is shifted into (D2•) from the least

significant byte, and $\text{D3}^{\bullet} + 7$ turns ON.

When a key A to F is pressed, the corresponding key press information bit [D3^{\bullet} to $\text{D3}^{\bullet} + 5$] turns ON, and $\text{D3}^{\bullet} + 6$ turns ON.



1) Input of a numeric value through keys 0 to 9:

- When an input value is larger than "9999", it overflows from the most significant digit.
- The numeric value input is stored to D2^{\bullet} in binary.

- The key sensing output $\text{D3}^{\bullet} + 7$ turns ON when any key 0 to 9 is pressed.

2) Key pressing information for the keys A to F:

- Six devices starting from D3^{\bullet} corresponding to keys A to F turn ON.

- The key sensing output $\text{D3}^{\bullet} + 6$ turns ON when any key A to F is pressed.

Key	Key pressing information	Key	Key pressing information
A	D3^{\bullet}	D	$\text{D3}^{\bullet} + 3$
B	$\text{D3}^{\bullet} + 1$	E	$\text{D3}^{\bullet} + 4$
C	$\text{D3}^{\bullet} + 2$	F	$\text{D3}^{\bullet} + 5$

2. 32-bit operation (DHKY)


Signals [S^{\bullet} to $\text{S}^{\bullet} + 3$] and [D1^{\bullet} to $\text{D1}^{\bullet} + 3$] connected to the 16 key input (0 to F) are scanned.

When a key 0 to 9 is pressed, the corresponding numeric value is shifted into [$\text{D2}^{\bullet} + 1$, D2^{\bullet}]

from the least significant byte, and $\text{D3}^{\bullet} + 7$ turns ON.

When a key A to F is pressed, the corresponding key press information bit [D3^{\bullet} to $\text{D3}^{\bullet} + 5$] turns

ON. And $\text{D3}^{\bullet} + 6$ turns ON.



1) Input of a numeric value through keys 0 to 9:

- When an input value is larger than "99,999,999", it overflows from the most significant digit.

- The numeric value input is stored to [$D2^*$ +1, $D2^*$] in binary.

- The key sensing output $D3^*$ +7 turns ON when any key 0 to 9 is pressed.

2) Key pressing information for the keys A to F:

Six devices starting from $D3^*$ corresponding to keys A to F turn ON.

The key sensing output $D3^*$ +6 turns ON when any key A to F is pressed.

Extension function

When M8167 is set to ON making the extension function valid, the numerical values for keys 0 to F are stored in binary.

When the extension function is valid, the function and operation are the same except for the following.

1. 16-bit operation (HKY)

Hexadecimal numerical value data input using keys 0 to F is shifted into $D2^*$ from the least significant byte.


1) Input of a numeric value using keys 0 to F:

- When the input value is larger than "FFFF", it overflows from the most significant digit.

-Example:

When "1 →2 →3 →B →F" is input, numerical value "23BF" is stored in $D2^*$ in binary.

"1" overflows when "F" is input



2. 32-bit operation (DHKY)

Hexadecimal numerical value data input using keys 0 to F is shifted into [$D2^*$ +1, $D2^*$] from the least significant byte.


1) Input of a numeric value using keys 0 to F:

- When the input value is larger than "FFFFFFFF", it overflows from the most significant digit.

-Example:

When "9 →2 →3 →B →F →A →F" is input, numerical value "923BFAF" is stored in [$D2^*$ +1,

$D2^*$] in binary.



Related devices

→ For the instruction execution complete flag use method, refer to Subsection 6.5.2.

Device	Name	Description
M8167	Extension function flag	Turns ON/OFF the hexadecimal data handling function of HKY (FNC 71) instruction. OFF: Ten-keys and function keys ON: Hexadecimal keys
M8029	Instruction execution complete flag	OFF: Data is being output to $(D1)_{16}$ to $(D1)_{16} + 3$ or the instruction is not executed yet. ON: A cycle operation of outputting data to $(D1)_{16}$ to $(D1)_{16} + 3$ (scan of the keys 0 to F) is completed.

Cautions

1. Limitation in the number of instructions

HKY or DHKY instruction can be used only once in a program.

When TKY and/or DTKY instruction should be used two or more times, use the indexing (V, Z) function.

2. When two or more keys are pressed at the same time

In such a case, the first key pressed is valid.

3. When the command contact turns OFF

Though the contents of $(D2)_{16}$ do not change, $(D3)_{16}$ to $(D3)_{16} + 7$ turn OFF.

4. Number of devices occupied

1) Four devices are occupied from the head X device $(S)_{16}$ for connecting 16 keys

2) Four devices are occupied from the head Y device $(D1)_{16}$ for connecting 16 keys.

3) Eight devices are occupied from the head device $(D3)_{16}$ for outputting the key pressing information.

Make sure that these devices are not used by other machine controls.

- $(D3)_{16}$ to $(D3)_{16} + 5$: Key pressing information for the keys A to F

- $(D3)_{16} + 6$: Key sensing output for the keys A to F

- $(D3)_{16} + 7$: Key sensing output for the keys 0 to 9

5. Key input receiving timing

HKY and DHKY instructions are executed in synchronization with the operation cycle of the PLC.


8 scan cycles are required to finish reading the keys.

To prevent key input receiving errors caused by the filter delay, utilize the "constant scan mode" and "timer interrupt" function.

6. Output format

Use a transistor output type PLC.


Program example



The figure below shows an example of the HCA8series main unit (sink input/sink output).

For wiring details, refer to the following manual.

→ HCA8Hardware Edition



15.3 FNC 72 – DSW / Digital Switch (Thumbwheel Input)

Outline

This instruction reads the set value of digital switches.

This instruction can read a set of 4 digits (n = K1) or two sets of 4 digits (n = K2).

1. Instruction format

FNC 72 DSW	16-bit Instruction	Mnemonic	Operation Condition	32-bit Instruction	Mnemonic	Operation Condition
	9 steps	DSW	Continuous Operation		-	

2. Set data

Operand Type	Description	Data Type
(S•)	Head device (X) number connected to a digital switch (Four devices are occupied.)	Bit
(D1•)	Head device (Y) number to which the strobe signal is output (Four devices are occupied.)	Bit
(D2•)	Device number storing the numeric value of a digital switch ("n" devices are occupied.)	16-bit binary
n	Total number of 4-digit switch sets (4 digits/set) (n = 1 or 2)	16-bit binary

3. Applicable devices


Oper- and Type	Bit Devices							Word Devices										Others						
	System User							Digit Specification				System User			Special Unit	Index			Con-stant		Real Number	Charac-ter String	Pointer	
	X	Y	M	T	C	S	D□.b	KnX	KnY	KnM	KnS	T	C	D	R	U□\G□	V	Z	Modify	K	H	E	"□"	P
(S•)	✓																	✓						
(D1•)		✓																✓						
(D2•)												✓	✓	✓	✓	▲	✓	✓	✓					
n																			✓	✓				

▲: This function is supported only in HCA8/HCA8CPLCs.

Explanation of function and operation

1. 16-bit operation (DSW)

The value of each digital switch connected to (S•) is input in the time division method (in which the value is input from the 1st digit in turn by the output signal at the interval of 100 ms), and stored to (D2•)



1) Data (D1•)

- A numeric value from 0 to 9999 (up to 4 digits) can be read.
- A numeric value is stored in the binary format.

- The first set is stored to (D2•), and the second set is stored to (D1•) +1

2) Specification of the number of sets ("n")

- When using one set of 4 digits [n = k1]

A 4-digit BCD digital switch connected to $(S \cdot)$ to $(S \cdot) + 3$ is read in turn by the strobe signal $(D1 \cdot)$ to $(D1 \cdot) + 3$, and stored in the binary format to $(D2 \cdot)$

- When using two sets of 4 digits [n = k2]

A 4-digit BCD digital switch connected to $(S \cdot)$ to $(S \cdot) + 3$ is read in turn by the strobe signal $(D1 \cdot)$ to $(D1 \cdot) + 3$, and stored in the binary format to $(D2 \cdot)$

A 4-digit BCD digital switch connected to $(S \cdot) + 4$ to $(S \cdot) + 7$ is read in turn by the strobe signal $(D1 \cdot)$ to $(D1 \cdot) + 3$, and stored in the binary format to $(D2 \cdot) + 1$.

Related devices

Device	Name	Description
M8029	Instruction execution complete flag	OFF: Data is being output to $(D1 \cdot)$ to $(D1 \cdot) + 3$ or the instruction is not executed yet. ON: A cycle operation of outputting data to $(D1 \cdot)$ to $(D1 \cdot) + 3$ (scan of the 1st to 4th digits) is completed.

Cautions

1. When the command contact turns OFF

Though the contents of $(D2 \cdot)$ do not change, all of $(D1 \cdot)$ to $(D1 \cdot) + 3$ turn OFF.

2. Number of occupied devices

1) When two sets of 4 digits (n = K2) are used, two devices are occupied starting from $(D2 \cdot)$.

2) When one set of 4 digits is used, four devices are occupied starting from $(S \cdot)$. When two

sets of 4 digits is used, eight devices are occupied starting from $(S \cdot)$

3. When connecting a digital switch of up to 3 digits

It is not necessary to wire the strobe signal (output for digit specification) $(D1 \cdot)$ to unused digits.

Because unused digits are occupied also by this instruction, however, they cannot be used for any other purpose.

Make sure to leave unused outputs vacant.

4. Transistor output type is recommended

For continuously receiving digital switch values, make sure to use a transistor output type PLC.

→ **For a relay type PLC, refer to "How to use this instruction in a relay output type PLC" later.**


5. Digital switches

Use BCD output type digital switches.

Program example


In the program example shown below, digital switches are connected to inputs starting from X010 and outputs from Y010.

1. Program




2. Connection diagram

The figure below shows an example of the HCA8series main unit (sink input/sink output).



3. Timing chart




While X000 is ON, Y010 to Y013 turn ON in turn at every 100 ms. After one cycle is finished, the execution complete flag M8029 turns ON.

4. How to use this instruction in a relay output type PLC

By providing a "digital switch read input", this instruction can be used in a relay output type PLC. When the push button switch (X000) is pressed, DSW (FNC 72) instruction executes a series of

operations.

Accordingly, with regard to this program, it is not necessary to consider the relay contact life even if Y010 to Y013 are relay outputs.




- 1) While M0 (digital switch read input) is ON, DSW (FNC 72) is driven.
- 2) DSW (FNC 72) completes one cycle of operation, and remains driven until the execution complete flag (M8029) turns ON.

15.4 FNC 73 – SEGD / Seven Segment Decoder

Outline

This instruction decodes data, and turns the seven-segment display unit (1 digit) ON.

1. Instruction format



2. Set data

Operand Type	Description	Data Type
(S•)	Head word device to be decoded	16-bit binary
(D•)	Word device number storing the data to be displayed in the seven-segment display unit	16-bit binary


3. Applicable devices

Oper- and Type	Bit Devices						Word Devices										Others								
	System User						Digit Specification				System User				Special Unit	Index		Con- stant	Real Number	Charac- ter String	Pointer				
	X	Y	M	T	C	S	D□.b	KnX	KnY	KnM	KnS	T	C	D	R	U□G□	V	Z	Modify	K	H	E	"□"	P	
(S•)											✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	
(D•)															✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	

Explanation of function and operation

1. 16-bit operation (SEGD and SEGDP)

"0" to "F" (hexadecimal numbers) in low-order 4 bits (1 digit) of (S•) are decoded to data for the seven segment display unit, and stored the low-order 8 bits of (D•)



2. Seven-segment decoding table

Hexadecimal number	S				Seven-segment configuration	D										Display data			
	b3	b2	b1	b0		B15	...	B8	B7	B6	B5	B4	B3	B2	B1		B0		
0	0	0	0	0		-	-	0	0	1	1	1	1	1	1	1	0		
1	0	0	0	1		-	-	0	0	0	0	0	0	1	1	0	1	1	0
2	0	0	1	0		-	-	0	1	0	1	1	0	1	1	1	1	1	1
3	0	0	1	1		-	-	0	1	0	0	0	1	1	1	1	1	1	1
4	0	1	0	0		-	-	0	1	1	0	0	0	1	1	0	1	1	0
5	0	1	0	1		-	-	0	1	1	0	1	1	1	0	1	1	0	1
6	0	1	1	0		-	-	0	1	1	1	1	1	1	1	0	1	1	1
7	0	1	1	1		-	-	0	0	1	0	0	0	1	1	1	1	1	1
8	1	0	0	0		-	-	0	1	1	1	1	1	1	1	1	1	1	1
9	1	0	0	1		-	-	0	1	1	0	1	1	1	1	1	1	1	1
A	1	0	1	0		-	-	0	1	1	1	0	0	1	1	1	1	1	1
B	1	0	1	1		-	-	0	1	1	1	1	1	1	1	0	0	0	0
C	1	1	0	0		-	-	0	0	1	1	1	0	0	0	1	1	1	1
D	1	1	0	1		-	-	0	1	0	1	1	1	1	1	1	0	0	0
E	1	1	1	0		-	-	0	1	1	1	1	0	0	0	1	1	1	1
F	1	1	1	1		-	-	0	1	1	1	0	0	0	0	1	1	1	1

↑
The head bit device or the least significant bit of a word device is handled as B0.

Caution

1. Number of occupied devices

Low-order 8 bits of **D** are occupied, and high-order 8 bits do not change.

15.5 FNC 74 – SEGL / Seven Segment With Latch

Outline

This instruction controls one or two sets of 4-digit seven-segment display units having the latch function.

1. Instruction format

FNC 74 SEGL	16-bit Instruction Mnemonic SEGL 7 steps	Operation Condition Continuous Operation	32-bit Instruction Mnemonic -	Operation Condition -
----------------	---	---	-------------------------------------	--------------------------

2.

2. Set data

Operand Type	Description	Data Type
(S•)	Head word device converted into the BCD format	16-bit binary
(D•)	Head Y number to be output	Bit
n	Parameter number [setting range: K0 (H0) to K7 (H7)]	16-bit binary

3. Applicable devices


Oper- and Type	Bit Devices							Word Devices							Others								
	System User							Digit Specification				System User				Special Unit	Index			Con- stant	Real Number	Charac- ter String	Pointer
	X	Y	M	T	C	S	D□.b	KnX	KnY	KnM	KnS	T	C	D	R	U□\G□	V	Z	Modify	K	H	E	"□"
(S•)							✓	✓	✓	✓	✓	✓	✓	✓	▲	✓	✓	✓	✓	✓			
(D•)	✓																	✓					
n																			✓	✓			

▲: This function is supported only in HCA8/HCA8CPLCs.

Explanation of function and operation

1. 16-bit operation (SEGL)

The 4-digit numeric value stored in (S•) is converted into BCD data, and each digit is output to the seven segment display unit with the BCD decoder in the time division method



When using one set of 4 digits (n = K0 to K3)

→ For selection of "n", refer to Subsection 15.5.2.

1) Data and strobe signal

A 4-digit numeric value stored in (S•) is converted from binary into BCD, and each digit is output in turn from (D•) to (D•) +3 in the time division method.


The strobe signal is output in turn from (D•) +4 to (D•) +7 in the time division method also to latch one set of 4-digit seven-segment display unit.

2) For (S•), binary data in the range from 0 to 9999 is valid.

3) Example of connecting one seven-segment display unit

The figure below shows an example of the HCA8series main unit (sink output).

For wiring details, refer to the following manuals



When using two sets of 4 digits ($n = K4$ to $K7$)

→ For selection of "n", refer to Subsection 15.5.2.

1) Data and strobe signal

a) 1st set of 4 digits

A 4-digit numeric value stored in $(S \cdot)$ is converted from binary into BCD, and its each digit is output in turn from $(D \cdot)$ to $(D \cdot) + 3$ in the time division method.

The strobe signal is output in turn from $(D \cdot) + 4$ to $(D \cdot) + 7$ in the time division method also to latch the first set of 4-digit seven-segment display unit.

b) 2nd set of 4 digits

A 4-digit numeric value stored in $(S \cdot) + 1$ is converted from binary into BCD, and its each digit is output in turn from $(D \cdot) + 10$ to $(D \cdot) + 13$ in the time division method.


The strobe signal is output in turn from $(D \cdot) + 4$ to $(D \cdot) + 7$ in the time division method also to latch the second set of 4-digit seven-segment display unit. (The strobe signal outputs $(D \cdot) + 4$ to $(D \cdot) + 7$ are shared by the 1st and 2nd sets.)

2) For $(S \cdot)$ and $(S \cdot) + 1$, binary data in the range from 0 to 9999 is valid.

3) Example of connecting two seven-segment display units

The figure below shows an example of the HCA8series main unit (sink output).

For wiring details, refer to the following manuals



Related devices

Device	Name	Description
M8029	Instruction execution complete flag	Turns ON when output of 4 digits is finished.

Cautions

1. Time to update the 4-digit seven-segment display

The scan time (operation cycle) multiplied by 12 is required to update (one or two sets of) the 4-digit display.

2. Operation when the command input turns OFF

While the command input is ON, the operation is repeated.

When the command contact is set to OFF in the middle of an operation, the operation is paused.

When the command contact is set to ON again, the operation is started from the beginning.

3. Number of occupied devices

When one set of 4 digits is used:

1 device is occupied from the head device specified in **(S•)** .

8 devices are occupied from the head device specified in **(D•)** . Even if the number of digits is smaller than 4, unused devices cannot be used for any other purpose.

When two sets of 4 digits are used:

2 devices are occupied from the head device specified in **(S•)** .

Twelve devices are occupied from the head device specified in **(D•)** .

Even if the number of digits is smaller than 4, unused devices cannot be used for any other purpose.

4. Scan time (operation cycle) and the display timing

SEGL instruction is executed in synchronization with the scan time (operation cycle) of the PLC.

For achieving a series of display, the scan time of the PLC should be 10 ms or more.

If the scan time is less than 10 ms, use the constant scan mode so that the scan time exceeds 10 ms.

5. Output type of the PLC

Use a transistor output type PLC.

15.5.1 How to select a seven-segment display unit

When selecting a seven-segment display unit based on its electrical characteristics, refer to the manual below:

→ **For the wiring, refer to the Hardware Edition of the used PLC.**

1. Points to be checked for the seven-segment specifications

1) Whether the input voltage and current characteristics of the data input and strobe signal satisfy the output specifications of the PLC.

- Whether the input signal voltage (Lo) is approximately 1.5 V or less

- Whether the input voltage is from 5V DC to 30V DC

2) Whether the seven-segment display unit has the BCD decoding and latch functions

15.5.2 How to select parameter "n" based on seven-segment display specifications

The value set to the parameter "n" varies depending on the signal logic of the seven-segment display. Select "n" as described below.

The check column is provided at the bottom of the table. Check a corresponding type of logic (positive or negative), and utilize it for parameter setting.

1. Role of the parameter "n"

The parameter "n" should be determined according to the data input logic (positive or negative) of the seven segment display unit, the logic (positive or negative) of the strobe signal and the number of sets of 4 digits to be controlled (1 or 2).

2. Checking the output logic of the PLC

Transistor outputs in PLCs are classified into the sink output type and source output type. The table below shows the specifications for each type

Logic	Negative logic	Positive logic
Output type	Sink output (- common)	Source output (+ common)
Output circuit		
Description	Because transistor output (sink) is provided, the output becomes low level (0 V) when the internal logic is "1 (ON output)". This is called "negative logic."	Because transistor output (source) is provided, the output becomes high level (V+) when the internal logic is "1 (ON output)". This is called "positive logic."
Check		

3. Confirming the logic of the seven-segment display unit

1) Data input

Logic	Negative logic	Positive logic
Timing chart		
Description	BCD data at low level	BCD data at high level
Check		

2) Strobe signal

Logic	Negative logic	Positive logic
Timing chart		
Description	Data latched at low level is held.	Data latched at high level is held.
Check		

4. Setting the parameter "n"

Set a proper value according to the logic (positive or negative) of the PLC and the logic (positive or negative) of the seven-segment display unit as shown in the table below:

PLC output logic	Data input	Strobe signal	Parameter "n"	
			4 digits × 1 set	4 digits × 2 sets
Negative logic	Negative logic (match)	Negative logic (match)	0	4
		Positive logic (mismatch)	1	5
	Positive logic (mismatch)	Negative logic (match)	2	6
		Positive logic (mismatch)	3	7
Positive logic	Positive logic (match)	Positive logic (match)	0	4
		Negative logic (mismatch)	1	5
	Negative logic (mismatch)	Positive logic (match)	2	6
		Negative logic (mismatch)	3	7

5. Explanation of the parameter "n" setting method according to an actual example

When the following seven-segment display unit is selected, "n" should be "1" when one display unit is connected (4 digits × 1 set) or "5" when two display units are connected (4 digits × 2 sets).

1) Transistor output of PLC

- Sink output = Negative logic
- Source output = Positive logic

2) Seven-segment display unit

- Data input = Negative logic
- Strobe signal = Positive logic




PLC output logic	Data input	Strobe signal	Parameter "n"	
			4 digits × 1 set	4 digits × 2 sets
Negative logic	Negative logic (match)	Negative logic (match)	0	4
		Positive logic (mismatch)	1	5
	Positive logic (mismatch)	Negative logic (match)	2	6
		Positive logic (mismatch)	3	7

15.6 FNC 75 – ARWS / Arrow Switch

Outline

This instruction inputs data through arrow switches used for shifting the digit and incrementing/decrementing the numeric value in each digit.

1. Instruction format

FNC 75 ARWS	<table border="1"> <tr> <th>16-bit Instruction</th> <th>Mnemonic</th> <th>Operation Condition</th> </tr> <tr> <td>9 steps</td> <td>ARWS</td> <td> Continuous Operation</td> </tr> </table>	16-bit Instruction	Mnemonic	Operation Condition	9 steps	ARWS	 Continuous Operation	<table border="1"> <tr> <th>32-bit Instruction</th> <th>Mnemonic</th> <th>Operation Condition</th> </tr> <tr> <td></td> <td>-</td> <td></td> </tr> </table>	32-bit Instruction	Mnemonic	Operation Condition		-	
16-bit Instruction	Mnemonic	Operation Condition												
9 steps	ARWS	 Continuous Operation												
32-bit Instruction	Mnemonic	Operation Condition												
	-													

2. Set data

Operand Type	Description	Data Type
(S)	Head bit device number to be input	16-bit binary
(D)	Word device number storing data converted into BCD	16-bit binary
(D2)	Head bit device (Y) number connected to seven-segment display unit	16-bit binary
n	Number of digits of seven-segment display unit [setting range: K0 to K3]	16-bit binary

3. Applicable devices

Oper- and Type	Bit Devices							Word Devices											Others								
	System User							Digit Specification				System User				Special Unit			Index				Con- stant		Real Number	Charac- ter String	Pointer
	X	Y	M	T	C	S	D□.b	KnX	KnY	KnM	KnS	T	C	D	R	U□	G□	V	Z	Modify	K	H	E	"□"	P		
(S•)	✓	✓	✓			✓	▲																				
(D1•)												✓	✓	✓	✓	✓		✓	✓	✓							
(D2•)		✓																									
n																				✓	✓						

▲: "D□.b" cannot be indexed with index registers (V and Z)


Explanation of function and operation

Four arrow switches are connected to the inputs (S•) to (S•) +3, a seven-segment display unit having the BCD decoder is connected to the outputs (D2•) to (D2•) +7, and a numeric value is input to (D1•) .


1. 16-bit operation (ARWS)

(D1•) actually stores a 16-bit binary value in the range from 0 to 9999, but the value is expressed in the BCD format in the explanation below for convenience.

When the command input is set to ON, ARWS instruction executes the following operation.



Contents of the display and operation part



1) Specifying the number of digits of the seven-segment display unit having the BCD decoder n
 In the explanation below, "n" is set to "4" (up to the 10^3 digit).

2) Operation of the digit selection switches ($S \cdot +2$ and $S \cdot +3$)

- Operation when the lower digit input $S \cdot +2$ turns ON

Every time the lower digit switch is pressed, the digit specification changes in the way " $10^3 \rightarrow 10^2 \rightarrow 10^1 \rightarrow 10^0 \rightarrow 10^3$ "

- Operation when the higher digit input $S \cdot +3$ turns ON

Every time the higher digit switch is pressed, the digit specification changes in the way " $10^3 \rightarrow 10^0 \rightarrow 10^1 \rightarrow 10^2 \rightarrow 10^3$ "

3) Operation of the LED for displaying a selected digit ($D2 \cdot +4$ to $D2 \cdot +7$)

A specified digit can be displayed by the LED offered by the strobe signals $D2 \cdot +4$ to $D2 \cdot +7$.

4) Operation of the switches for changing data in each digit ($S \cdot$ and $S \cdot +1$)

In a digit specified by a digit selection switch described above, data is changed as follows:

- When the increment input turns ON

Every time the increment switch is pressed, the contents of **D1•** change in the way "0 →1 →2 → ... →8 →9 →0 →1".

- When the decrement input turns ON

Every time the decrement switch is pressed, the contents of **D1•** change in the way "0 →9 →8 →7 ... 1 →0 →9".

The contents can be displayed in the seven-segment display unit.

As described above, a target numeric value can be written to **D1•** using a series of operation while looking at the seven-segment display unit.

Cautions

1. Setting of the parameter "n"

Refer to the explanation of parameter setting in SEGL (FNC 74) instruction. The setting range is from 0 to 3 for ARWS instruction.

→ **For the parameter setting, refer to Subsection 15.5.2.**

2. Output type of the PLC

Use a transistor output type PLC.

3. Scan time (operation cycle) and the display timing

ARWS instruction is executed in synchronization with the scan time (operation cycle) of the PLC.

For achieving a series of display, the scan time of the PLC should be 10 ms or more.

If the scan time is less than 10 ms, use the constant scan mode so that the scan time exceeds 10 ms.

4. Number of occupied devices

1) Four input devices are occupied starting from **S•** .

2) Eight output devices are occupied starting from **D2•**

5. Limitation in the number of the instruction


ARWS instruction can be used only once in a program.

When ARWS instruction should be used two or more times, use the indexing (V, Z) function.


Program example

1. When changing the timer number and displaying the current value

1) Specifying the timer number using a 3-digit digital switch



2) Setting the constant of the timer using the arrow switches



Explanation of operation

Every time the read/write key is pressed, the read/write LED lights alternately.


- In reading

Set the timer number using the digital switch, and then press the set switch (X003).

- In writing

Set a numeric value using the arrow switches while looking at the seven-segment display unit, and then press the switch X003.

Program



15.7 FNC 76 – ASC / ASCII Code Data Input

Outline

This instruction converts a half-width alphanumeric character string into ASCII codes.

Use this instruction for selecting one among two or more messages and displaying it on an external display unit.

1. Instruction format

16-bit Instruction			32-bit Instruction		
Mnemonic	Operation Condition		Mnemonic	Operation Condition	
FNC 76 ASC	Continuous Operation	11 steps	ASC	-	-

2. Set data

Operand Type	Description	Data Type
S	Eight half-width alphanumeric characters input from a personal computer	Character string (only ASCII codes)
D•	Head word device number storing ASCII data	16-bit binary

3. Applicable devices

Oper- and Type	Bit Devices								Word Devices								Others							
	System User				Digit Specification				System User				Special Unit	Index				Con-stant	Real Number	Charac-ter String	Pointer			
	X	Y	M	T	C	S	D□.b	KnX	KnY	KnM	KnS	T	C	D	R	U□\G□	V	Z	Modify	K	H	E	"□"	P
S																							✓*1	
D•												✓	✓	✓	✓	✓			✓					

*1. It is not necessary to attach quotes (" ") to the character string specified in **S**

Explanation of function and operation


1. 16-bit operation (ASC)

The half-width alphanumeric characters specified in **S** are converted into ASCII codes, and each ASCII code is transferred in turn to **D•**.

- S** can handle half-width characters A to Z, 0 to 9 and symbols (, but cannot handle regular-width characters).


A character string is entered when a program is created with a programming tool.

- D•** stores converted ASCII codes in the order of low-order 8 bits and high-order 8 bits by 2 characters/ byte at one time.



Extension function

When M8161 is set to ON for making the extension function valid, a half-width alphanumeric character string specified in **S** is converted into ASCII codes, and transferred in turn only to low-order 8 bits (1 byte) of **D•**



"H00" is stored in high-order 8 bits.

	D•		S
	High-order 8 bits	Low-order 8 bits	Character string
D•	00	41	A
D•+1	00	42	B
D•+2	00	43	C
D•+3	00	44	D
D•+4	00	45	E
D•+5	00	46	F
D•+6	00	47	G
D•+7	00	48	H

Related devices

Device	Name	Description
M8161	Extension function flag	8-bit processing mode for ASC (FNC 76), RS (FNC 80), ASCI (FNC 82), HEX (FNC 83) and CCD (FNC 84) instructions OFF: Two characters are stored to low-order 8 bits and high-order 8 bits in this order at one time (2 characters/word). ON: One character is stored to low-order 8 bits at one time (1 character/word).

Caution

1. Number of occupied devices

1) While the extension function is OFF

- D• occupies as many devices as the number of characters divided by "2". (The decimal point is rounded up.)


2) While the extension function is ON

- D• occupies as many devices as the number of characters in the character string

2. When using RS (FNC 80), ASCI (FNC 82), HEX (FNC 83) and/or CCD (FNC 84) instructions

The extension function flag M8161 is also used for other instructions.

When using an instruction described above and the ASC instruction in the same program, make sure to set M8161 to ON or OFF just before the ASC instruction so that M8161 does not apply to another instruction.



Types of output signals

- (D•) to (D•) +7: Sending output (handles low-order bits, and (D•) +7 handles high-order bits.)
- (D•) +8: Strobe signal
- (D•) +9: Execution flag which operates as shown in the above timing chart

Extension function

1. 16-byte serial output

Depending on the ON/OFF status of the special auxiliary relay M8027, the number of characters output by one-time execution of the instruction varies.


While M8027 is OFF, 8-byte serial output (fixed to 8 characters) is executed. While M8027 is ON, 16-byte serial output (1 to 16 characters) is executed.

In the example shown below, up to 16 characters (1 character/byte) are output to the display unit (external display unit A6FD, for example).

It is supposed that data to be displayed is stored in hexadecimal codes in D300 to D307.


1) Connection example of the external display unit A6FD*1

The PLC shown in the example below is the TX2N-16EYT (sink input/sink output) connected to the HCA8-16X16Y...



*1. A6FD was distributed only inside Japan, however, production of the external display unit A6FD was terminated in November 2002.

2) Timing chart (while M8027 is ON)



* If "H00 (NUL code)" is contained in the data (16 characters), the character just before "H00 (NUL code)" is handled as the last character.

Related devices

Device	Name	Description
M8027*1	PR mode	OFF: 8-byte serial output (fixed to 8 characters) ON: 16-byte serial output (1 to 16 characters)

*1. Cleared when the PR mode is changed from RUN to STOP.

Cautions

1. Command input and instruction operation

While the command input is ON: Even if the command input is continuously ON or if the pulse operation type instruction is used, execution is completed after a series of outputs. M8029 turns ON

only while M8027 is ON.

While the command input is OFF: All outputs are OFF.

2. Relationship with the scan time (operation cycle)

This instruction is executed in synchronization with the scan time.

If the scan time is short, the constant scan mode can be used. If the scan mode is too long, the timer interrupt function can be used.

3. Output type of the PLC

Use a transistor output type PLC

4. When "00H (NUL code)" is contained in the data (while M8027 is ON)

The instruction is executed completely, and the data after "00H" is not output.

M8029 remains ON during one operation cycle.

5. This instruction can only be executed twice in a program.

15.9 FNC 78 – FROM / Read From A Special Function Block

Outline

This instruction reads the contents of buffer memories (BMF) in a special extension unit/block attached to a PLC.

When a large capacity of buffer memory (BFM) data is read by this instruction, a watchdog timer error may occur. When bad effect is not given to the control even if data to be read is divided, use RBFM (FNC278) instruction.

→ For RBFM (FNC278) instruction, refer to Section 31.1.

1. Instruction format

16-bit Instruction		Mnemonic	Operation Condition	32-bit Instruction		Mnemonic	Operation Condition
D	FNC 78	FROM	Continuous Operation			DFROM	Continuous Operation
	P	FROMP	Pulse (Single) Operation			DFROMP	Pulse (Single) Operation
9 steps				17 steps			

2. Set data

Operand Type	Description	Data Type
m1	Unit number of a special extension unit/block (K0 to K7 from the right side of the main unit)	16- or 32-bit binary
m2	Transfer source buffer memory (BFM) number	16- or 32-bit binary
(D•)	Transfer destination device number	16- or 32-bit binary
n	Number of transfer points	16- or 32-bit binary

3. Applicable devices


Oper- and Type	Bit Devices							Word Devices										Others							
	System User							Digit Specification				System User			Special Unit	Index			Con-stant	Real Number	Charac-ter String	Pointer			
	X	Y	M	T	C	S	D□.b	KnX	KnY	KnM	KnS	T	C	D	R	U□\G□	V	Z	Modify	K	H	E	"□"	P	
m1														✓	✓					✓	✓				
m2														✓	✓					✓	✓				
(D•)								✓	✓	✓		✓	✓	✓			✓	✓	✓						
n														✓	✓					✓	✓				

Explanation of function and operation

1. 16-bit operation (FROM and FROMP)


→ For the common items between FROM instruction and TO instruction, refer to Subsection 15.9.1.

Special extension unit/block (BFM) → PLC (word device) "n"-point 16-bit data starting from the buffer memory (BFM) # m2 inside a special extension unit/block No. m1 are transferred (read) to "n"-point 16-bit data starting from (D•) inside a PLC



2. 32-bit operation (DFROM and DFROMP)

Special extension unit/block (BFM) → PLC (word device) "n" 32-bit data starting from the buffer memory (BFM) # [m2+1, m2] inside a special extension unit/block No. m1 are transferred (read) to "n" devices starting from [(D•) +1, (D•)] inside a PLC



Related devices

Device	Name	Description
M8028	Enable interrupt flag	Disables or enables interrupts while FROM/TO instruction is executed. → For details, refer to "Acceptance of interrupts while FROM/TO instruction is executed (M8028)" on the next page. OFF: Disables interrupts. (Interrupts are executed after FROM/TO instruction is executed.) ON: Enables interrupts.

Cautions

1. Digit specification in bit device (D•)

For the 16-bit operation instruction, specify K1 to K4. For the 32-bit operation instruction, specify

K1 to K8.


Program examples

In programs, the contents of buffer memories (BFMs) in special extension units/blocks are read (transferred) to data registers (D), extension registers (R) and auxiliary relays (M) with digit specification using the FROM instruction and direct specification of buffer memories*1


*1. This function is supported only in HCA8/HCA8CPLCs.

Example: When the BFM #4 (abnormal station information) in the CC-Link/LT master unit (whose unit number is fixed to "0") built in the HCA8C-16X16YT is read to D0

- In case of FROM instruction




- In case of MOV instruction




Example: When the BFMs #0 to 3 (remote station connection information) in the CC-Link/LT master unit (whose unit number is fixed to "0") built in the HCA8C-16X16YT are read to D10 to D13

- In case of FROM instruction



- In case of BMOV instruction



15.9.1 Common items between FROM instruction and TO instruction (details)

Contents specified by operands

1. Unit number "m1" of a special extension unit/block

Use the unit number to specify which equipment FROM/TO instruction works for.

Setting range: K0 to K7

Unit No. 0 Built-in CC-Link/LT		Unit No.1	Unit No.2		Unit No.3
FX3UC-32MT-LT(-2) main unit	I/O extension block	Special extension block	Special extension block	I/O extension block	Special extension block

A unit number is automatically assigned to each special extension unit/block connected to a PLC. The unit number is assigned in the way "No. 0 →No. 1 →No. 2 ..." starting from the equipment nearest to the main unit.

When the main unit is the HCA8C-16X16YT, the unit number is assigned in the way "No. 1 →No. 2 →No.3 ..." starting from the equipment nearest to the main unit because the CC-Link/LT master is built into the HCA8C-16X16YT.


2. Buffer memory (BFM) number "m2"

Up to 32767 16-bit RAM memories are built into a special extension unit/block, and they are called buffer memories.

Buffer memory numbers range from "0" to "32766" and their contents vary depending on the function of the extension equipment.

Setting range: K0 to K32766

- When BFM's are handled in a 32-bit instruction, a specified BFM stores low-order 16 bits, and a consecutive BFM stores high-order 16-bits.




3. Number of transfer points "n"

Setting range: K1 to K32767

Specify the number of transferred word devices in "n".

"n =2" in a 16-bit instruction indicates the same meaning with "n = 1" in a 32-bit instruction.



Acceptance of interrupts while FROM/TO instruction is executed (M8028)

1. While M8028 is OFF

While a FROM/TO instruction is being executed, interrupts are automatically disabled. Input interrupts and timer interrupts are not executed.

Interrupts generated during the execution of FROM/TO instructions are immediately executed after

the

FROM/TO instruction completes.

FROM/TO instructions can be used in interrupt programs.

2. While M8028 is ON

When an interrupt is generated during the execution of a FROM/TO instruction, the FROM/TO operation is momentarily paused while the interrupt program executes. FROM/TO instructions cannot be used in interrupt programs.

Action against watchdog timer error

1. Cause of watchdog timer error

A watchdog timer error may occur in the following cases:

1) When many special extension equipment is connected

When many special extension equipment (such as positioning units, cam switches, link units and analog units) are connected, considerable time may be required to initialize buffer memories when the PLC mode is set to RUN, the operation time may be long, and a watchdog timer error may occur.

2) When many FROM/TO instructions are driven at the same time

When many FROM/TO instructions are driven at the same time or when many buffer memories are transferred, the operation time may be long, and a watchdog timer error may occur.


2. Countermeasures

1) Using RBFM (FNC278) or WBFM (FNC279) instruction [Ver.2.20 or later]

2) Changing the watchdog timer time

By overwriting the contents of D8000 (watchdog timer time), the watchdog timer detection time can be changed.

When the program shown below is input, the sequence program after the input will be monitored with the new watchdog timer time.



3) Changing FROM/TO instruction execution timing

Shift FROM/TO instruction execution timing to make the operation time shorter.

Handling of special extension units/blocks

For the special extension unit/block connection method, number of connectable special extension units/ blocks and handling of I/O numbers, refer to the manuals of the PLC and each special extension unit/block.





15.10 FNC 79 – TO / Write To A Special Function Block

Outline

This instruction writes data from a PLC to buffer memories (BFM) in a special extension unit/block. When a large capacity of data is written to buffer memories (BFM) by this instruction, a watchdog timer error may occur. When splitting the data to be written does not affect the control, use WBFM (FNC279) instruction.

→ For WBFM (FNC279) instruction, refer to Section 31.2.

1. Instruction format

FNC 79		16-bit Instruction		32-bit Instruction	
D	P	Mnemonic	Operation Condition	Mnemonic	Operation Condition
		TO	 Continuous Operation	DTO	 Continuous Operation
		TOP	 Pulse (Single) Operation	DTOP	 Pulse (Single) Operation
		9 steps		17 steps	

2. Set data

Operand Type	Description	Data Type
m1	Unit number of a special extension unit/block (K0 to K7 from the right side of the main unit)	16- or 32-bit binary
m2	Transfer destination buffer memory (BFM) number	16- or 32-bit binary
(S)	Device number storing the transfer source data	16- or 32-bit binary
n	Number of transfer points	16- or 32-bit binary

3. Applicable devices

Oper- and Type	Bit Devices							Word Devices								Others								
	System User							Digit Specification				System User				Special Unit	Index			Con-stant	Real Number	Charac-ter String	Pointer	
	X	Y	M	T	C	S	D□.b	KnX	KnY	KnM	KnS	T	C	D	R	U□\G□	V	Z	Modify	K	H	E	"□"	P
m1																								
m2																								
(S)																								
n																								


Explanation of function and operation

1. 16-bit operation (TO and TOP)

→ For the common items between FROM instruction and TO instruction, refer to Subsection 15.9.1.

PLC (word device) → Special extension unit/block (BFM)


"n"-point 16-bit data starting from (S) inside a PLC are transferred (written) to "n"-point buffer memories starting from the buffer memory (BFM) # m2 inside a special extension unit/block No. m1.



2. 32-bit operation (DTO and DTOP)

PLC (word device) → Special extension unit/block (BFM)

"n"-point 32-bit data starting from [(S•), (S•) +1] inside a PLC are transferred (written) to "n"-point buffer memories starting from the buffer memory (BFM) # [m2+1, m2] inside a special extension unit/block No. m1.



Related devices

Device	Name	Description
M8028	Enable interrupt flag	Disables or enables interrupts while FROM/TO instruction is executed. → For details, refer to "Acceptance of interrupt while FROM/TO instruction is executed (M8028)" in Subsection 15.9.1. OFF: Disables interrupts. (Interrupts are executed after FROM/TO instruction is executed.) ON: Enables interrupts.

Cautions

1. Digit specification in bit device (S•)

For the 16-bit operation instruction, specify K1 to K4. For the 32-bit operation instruction, specify K1 to K8.

Program examples


In programs, the contents of data registers (D), extension registers (R), auxiliary relays (M) with digit specification and constants (K and H) are written (transferred) to buffer memories (BFMs) in special extension units/blocks using the TO instruction and direct specification of buffer memories

*1


*1. This function is supported only in HCA8/HCA8CPLCs.

Example: When writing "H0" to the BFM #27 (command) in the CC-Link/LT master unit (whose unit number is fixed to "0") built in the HCA8C-16X16YT

- In case of TO instruction



- In case of MOV instruction



16. External HC Device – FNC 80 to FNC 89

FNC 80 to FNC 89 provide control instructions for special adapters mainly connected to serial ports.

PID control loop instruction is included in this group.

FNC No.	Mnemonic	Symbol	Function	Reference
80	R\$		Serial Communication	Section 16.1
81	PRUN		Parallel Run (Octal Mode)	Section 16.2
82	ASCI		Hexadecimal to ASCII Conversion	Section 16.3
83	HEX		ASCII to Hexadecimal Conversion	Section 16.4
84	CCD		Check Code	Section 16.5
85	VRRD		Volume Read	Section 16.6
86	VRSC		Volume Scale	Section 16.7
87	RS2		Serial Communication 2	Section 16.8
88	PID		PID Control Loop	Section 16.9
89	-			-

16.1 FNC 80 – RS / Serial Communication

Outline

This instruction sends and receives data in no-protocol communication by way of a serial port (only the ch1) in accordance with RS-232C or RS-485 provided in the main unit.

1. Instruction format

FNC 80		16-bit Instruction			32-bit Instruction		
	RS	Mnemonic	Operation Condition		Mnemonic	Operation Condition	
		9 steps	RS		Continuous Operation	-	

2. Set data

Operand type	Description	Data type
S	Head device of data registers storing data to be sent	16-bit binary or character string
m	Number of bytes of data to be sent [setting range: 0 to 4096] ^{*1}	16-bit binary
D	Head device of data registers storing received data when receiving is completed	16-bit binary or character string
n	Number of bytes to be received [setting range: 0 to 4096] ^{*1}	16-bit binary

*1. Make sure to observe "m + n ≤ 8000."

3. Applicable devices


Oper- and Type	Bit Devices							Word Devices										Others								
	System User							Digit Specification				System User			Special Unit			Index				Con- stant		Real Number	Charac- ter String	Pointer
	X	Y	M	T	C	S	D□.b	KnX	KnY	KnM	KnS	T	C	D	R	U□\G□	V	Z	Modify	K	H	E	"□"	P		
(S•)													✓	✓				✓								
m													✓	✓					✓	✓						
(D•)													✓	✓				✓								
n													✓	✓					✓	✓						

Explanation of function and operation

1. 16-bit operation (RS)

This instruction sends and receives data in no-protocol communication by way of serial ports in accordance with RS-232C or RS-485 provided in the main unit.

→ For detailed explanation, refer to the Data Communication Edition manual.



Related devices

→ For detailed explanation, refer to the Data Communication Edition manual.

Device	Name
M8063*1	Serial communication error 1
M8121*2	Sending wait flag
M8122*2	Sending request
M8123*2	Receiving complete flag
M8124	Carrier detection flag
M8129	Time-out check flag
M8161*4	8-bit processing mode

Device	Name
D8120*3	Communication format setting
D8122*4	Remaining number of data to be sent
D8123*4	Monitor for number of received data
D8124	Header
D8125	Terminator
D8129*3	Time-out time setting
D8063*1	Error code number of serial communication error 1
D8405	Communication parameter display
D8419	Operation mode display

*1. Cleared when the power is turned off and on (in HCA8and HCA8CPLCs).

Cleared when the PLC mode is changed from STOP to RUN (in HCA8and HCA8CPLCs).

*2. Cleared in the following cases:

- When the PLC mode is changed from RUN to STOP
- When the RS instruction is not driven

*3. Latched (battery backed).

*4. Cleared when the PLC mode is changed from RUN to STOP.

System configuration

To use this instruction, it is necessary to attach one of the products shown in the table below to the main unit.

→ For the system configuration, refer to the respective PLC Hardware

Edition manual.

→ For detailed explanation, refer to the Data Communication Edition manual.

Differences between RS (FNC 80) instruction and RS2 (FNC 87) instruction

Item	RS2 instruction	RS instruction	Remarks
Header size	1 to 4 characters (bytes)	Up to 1 character (byte)	For the RS2 instruction, up to 4 characters (bytes) can be specified as a header or terminator.
Terminator size	1 to 4 characters (bytes)	Up to 1 character (byte)	
Attachment of check sum	The check sum can be automatically attached.	The check sum should be attached by a user program.	For the RS2 instruction, the check sum can be automatically attached to the sent and received data. In this case, however, make sure to use a terminator with the communication frame to be sent and received.

Cautions

→ For other cautions, refer to the Data Communication Edition manual.

- RS (FNC 80) instruction can be used for ch1 only (cannot be used for ch2).
- Do not drive two or more RS (FNC 80) and/or RS2 (FNC 87) instructions for the same port at the same time.
- It is not permitted to use an RS (FNC 80)/RS2 (FNC 87) instruction and an IVCK (FNC270)/IVDR (FNC271)/IVRD (FNC272)/IVWR (FNC273)/IVBWR (FNC274) instruction for the same port.

16.2 FNC 81 – PRUN / Parallel Run (Octal Mode)

Outline

This instruction handles the device number of $(S\cdot)$ with digit specification and the device number of as octal numbers, and transfers data.

1. Instruction format

FNC 81		16-bit Instruction			32-bit Instruction		
D	P	Mnemonic	Operation Condition	Mnemonic	Operation Condition	Mnemonic	Operation Condition
		PRUN	Continuous Operation	DPRUN	Continuous Operation	DPRUNP	Pulse (Single) Operation
		PRUNP	Pulse (Single) Operation				

2. Set data

Operand type	Description	Data type
$(S\cdot)$	Digit specification*1	16- or 32-bit binary
$(D\cdot)$	Device number of transfer destination*1	16- or 32-bit binary

*1. Make sure that the least significant digit of a specified device number is "0".



3. Applicable devices

Oper- and Type	Bit Devices								Word Devices								Others								
	System User								Digit Specification				System User				Special Unit	Index			Con-stant	Real Number	Charac-ter String	Pointer	
	X	Y	M	T	C	S	D	b	KnX	KnY	KnM	KnS	T	C	D	R	U	V	Z	Modify	K	H	E	"□"	P
$(S\cdot)$								✓		✓									✓						
$(D\cdot)$									✓	✓									✓						



Explanation of function and operation

1. 16-bit operation (PRUN and PRUNP)

Octal bit device → Decimal bit device





Decimal bit device → Octal bit device




2. 32-bit operation (DPRUN and DPRUNP)

Octal bit device → Decimal bit device



Decimal bit device → Octal bit device



16.3 FNC 82 – ASCII / Hexadecimal to ASCII Conversion

Outline

This instruction converts hexadecimal code into ASCII code.

On the other hand, BINDA (FNC261) instruction converts binary data into ASCII code, and ESTR (FNC116) instruction converts binary floating point data into ASCII code.

- For BINDA (FNC261) instruction, refer to Section 29.6.
- For ESTR (FNC116) instruction, refer to Section 18.4.

1. Instruction format

FNC 82 ASCII	P	16-bit Instruction Mnemonic: ASCII, ASCIP Operation Condition: Continuous Operation (hatched box), Pulse (Single) Operation (square wave)	32-bit Instruction Mnemonic: — Operation Condition: —
-----------------	---	---	--

2. Set data

Operand type	Description	Data type
S•	Head device number storing hexadecimal code to be converted	16-bit binary
D•	Head device number storing converted ASCII code	Character string (only ASCII code)
n	Number of characters (digits) of hexadecimal code to be converted [setting range: 1 to 256]	16-bit binary

3. Applicable devices

Oper- and Type	Bit Devices							Word Devices							Others								
	System User							Digit Specification				System User			Special Unit	Index		Con-stant	Real Number	Charac-ter String	Pointer		
	X	Y	M	T	C	S	D□.b	KnX	KnY	KnM	KnS	T	C	D	R	U□V□G□	V	Z	Modify	K	H	E	"□"
S•							✓	✓	✓	✓	✓	✓	✓	✓	▲	✓	✓	✓	✓	✓			
D•								✓	✓	✓	✓	✓	✓	✓	▲			✓					
n													✓	✓					✓	✓			


▲: This function is supported only in HCA8/HCA8CPLCs.

Explanation of function and operation

1. 16-bit operation (ASCI and ASCIP)

"n" hexadecimal code characters (digits) stored in (S•) and later are converted into ASCII code, and then stored to the devices (D•) and later.


The 16-bit mode and 8-bit mode options are available for this instruction. For operation in each mode, refer to the proceeding pages.



2. 16-bit conversion mode (while M8161 is OFF) (M8161 is also used for the RS, HEX, CCD and CRC instructions.)


Each digit of hexadecimal data stored in (S•) and later is converted into ASCII code, and transferred to the high-order 8 bits and low-order 8 bits of each device (D•) and later. The number of digits (characters) to be converted is specified by "n". Each ASCII code is stored in either the high-order 8 bits or low-order 8 bits of each device (D•) and later.

M8161 is used also for RS, HEX, CCD and CRC instructions. When using the 16-bit mode, set M8161 to normally OFF. M8161 is cleared when the PLC mode is changed from RUN to STOP.



Operation

In the following program, conversion is executed as follows:



Devices after (S•)

D100 = 0ABCH

D101 = 1234H

D102 = 5678H


Number of specified digits (characters) and conversion result

n	K1	K2	K3	K4	K5	K6	K7	K8	K9	
(D)										
Low-order 8 bits of D200	[C]	[B]	[A]	[0]	[4]	[3]	[2]	[1]	[8]	
High-order 8 bits of D200		[C]	[B]	[A]	[0]	[4]	[3]	[2]	[1]	
Low-order 8 bits of D201			[C]	[B]	[A]	[0]	[4]	[3]	[2]	
High-order 8 bits of D201				[C]	[B]	[A]	[0]	[4]	[3]	
Low-order 8 bits of D202					[C]	[B]	[A]	[0]	[4]	
High-order 8 bits of D202						[C]	[B]	[A]	[0]	
Low-order 8 bits of D203		Does not change						[C]	[B]	[A]
High-order 8 bits of D203								[C]	[B]	
Low-order 8 bits of D204									[C]	


Bit

configuration in the case of "n = K4"


D 100 = 0ABCH



D 200



D 201



ASCII code

[0] = 30H [1] = 31H [5] = 35H
 [A] = 41H [2] = 32H [6] = 36H
 [B] = 42H [3] = 33H [7] = 37H
 [C] = 43H [4] = 34H [8] = 38H

- When outputting data in the BCD format for a printer, for example, it is necessary to convert binary data into BCD data before executing this instruction.


3. 8-bit conversion mode (while M8161 is ON)

(M8161 is used also for the RS, HEX, CCD and CRC instructions.)


Each digit of hexadecimal data stored in **(S)** and later is converted into an ASCII code, and transferred to low-order 8 bits of each device **(D)** and later. The number of digits (characters) to

be converted is specified by "n". "0" is stored in high-order 8 bits of each device **(D)** and later.

M8161 is used also for the RS, HEX, CCD and CRC instructions. When using the 8-bit mode, set M8161 to normally ON. M8161 is cleared when the PLC mode is changed from RUN to STOP.




When M8161 is set to ON, the 8-bit mode is selected. The conversion processing is executed as follows



Operation

In the following program, conversion is executed as follows:



Devices after **(S•)**

D100 = 0ABCH

D101 = 1234H


D102 = 5678H

Number of specified digits (characters) and conversion result


n	K1	K2	K3	K4	K5	K6	K7	K8	K9	
(D•)										
D 200	[C]	[B]	[A]	[0]	[4]	[3]	[2]	[1]	[8]	
D 201		[C]	[B]	[A]	[0]	[4]	[3]	[2]	[1]	
D 202			[C]	[B]	[A]	[0]	[4]	[3]	[2]	
D 203				[C]	[B]	[A]	[0]	[4]	[3]	
D 204					[C]	[B]	[A]	[0]	[4]	
D 205						[C]	[B]	[A]	[0]	
D 206	Does not change							[C]	[B]	[A]
D 207								[C]	[B]	
D 208									[C]	

Bit configuration in the case of "n = K2"


D 100 = 0ABCH



D200 = B → ASCII code = 42H



D201 = C → ASCII code = 43H



ASCII codes

[0] = 30H [1] = 31H [5] = 35H
 [A] = 41H [2] = 32H [6] = 36H
 [B] = 42H [3] = 33H [7] = 37H
 [C] = 43H [4] = 34H [8] = 38H

- When outputting data in the BCD format for a printer, for example, it is necessary to convert binary data into BCD data before executing this instruction.

16.4 FNC 83 – HEX / ASCII to Hexadecimal Conversion

Outline

This instruction converts ASCII codes into hexadecimal codes.

On the other hand, DABIN (FNC260) instruction converts ASCII codes into binary data, and EVAL (FNC117) instruction converts ASCII codes into binary floating point data.

→ For DABIN (FNC260) instruction, refer to Section 29.5.

→ For EVAL (FNC117) instruction, refer to Section 18.5.

1. Instruction format

FNC 83		16-bit Instruction		Mnemonic	Operation Condition	32-bit Instruction		Mnemonic	Operation Condition
HEX	P	7 steps	HEX		Continuous Operation			–	
			HEXP		Pulse (Single) Operation			–	

2. Set data

Operand type	Description	Data type
(S)	Head device number storing ASCII code to be converted	Character string (only ASCII code)*1
(D)	Head device number storing converted hexadecimal code	16- or 32-bit binary
n	Number of ASCII codes (bytes) to be converted [setting range: 1 to 256]	16-bit binary

*1. Make sure to use only ASCII codes "0" to "9" and "A" to "F"

3. Applicable devices

Oper- and Type	Bit Devices							Word Devices										Others					
	System User							Digit Specification				System User				Special Unit	Index		Con-stant		Real Number	Charac-ter String	Pointer
	X	Y	M	T	C	S	D□.b	KnX	KnY	KnM	KnS	T	C	D	R	U□\G□	V	Z	Modify	K	H	E	"□"
(S)							✓	✓	✓	✓	✓	✓	✓	✓	▲			✓	✓	✓			
(D)								✓	✓	✓	✓	✓	✓	✓	▲	✓	✓	✓					
n														✓	✓				✓	✓			

▲: This function is supported only in HCA8/HCA8CPLCs.


Explanation of function and operation

1. 16-bit operation (HEX and HEXP)

Among the ASCII codes stored in (S) and later, "n" characters are converted into hexadecimal

codes, and then stored to the devices (D) and later.


The 16-bit mode and 8-bit mode are available for this instruction. For operation in each mode, refer to the proceeding pages.



2. 16-bit conversion mode (while M8161 is OFF)
 (M8161 is used also for the RS, ASCII, CCD, and CRC instructions.)


Each ASCII code stored in high-order 8 bits and low-order 8 bits of devices (S•) and later is converted into a hexadecimal code, and transferred to devices (D•) and later in units of 4 digits.

The number of characters to be converted is specified by "n".
 M8161 is used also for the RS, ASCII, CCD and CRC instructions. When using the 16-bit mode, set M8161 to normally OFF.
 M8161 is cleared when the PLC mode is changed from RUN to STOP.



Operation

In the following program, conversion is executed as follows:



Conversion source data

(S•)	ASCII code	Hexadecimal code
Low-order 8 bits of D200	30H	0
High-order 8 bits of D200	41H	A
Low-order 8 bits of D201	42H	B
High-order 8 bits of D201	43H	C
Low-order 8 bits of D202	31H	1
High-order 8 bits of D202	32H	2
Low-order 8 bits of D203	33H	3
High-order 8 bits of D203	34H	4
Low-order 8 bits of D204	35H	5

Number of specified characters and conversion result

"•" indicates "0"

(D•)	D 102	D 101	D 100
n			
1	Does not change		
2	Does not change		
3	Does not change		
4	Does not change		
5		•••0H	ABC1H
6		••0AH	BC12H
7		•0ABH	C123H
8		0ABCH	1234H
9	•••0H	ABC1H	2345H

In the case of "n = K4"

D 200: 0 1 0 0 0 0 0 1 0 0 1 1 0 0 0 0
 | 41H → [A] | 30H → [0] |

D 201: 0 1 0 0 0 0 1 1 0 1 0 0 0 0 1 0
 | 43H → [C] | 42H → [B] |

D 100: 0 0 0 0 1 0 1 0 1 0 1 1 1 1 0 0
 | 0 | A | B | C |


• When the input data is in BCD format, it is necessary to convert BCD data into binary data after executing this instruction.

• If ASCII code is not stored in (S•) in the HEX instruction, an operation error occurs and conversion into hexadecimal code is disabled. Especially, note that ASCII code should be stored in high-order 8 bits of (S•) also when M8161 is OFF.

3. 8-bit conversion mode (while M8161 is ON)
 (M8161 is used also for the RS, ASCII, CCD and CRC instructions.)


Each ASCII code stored in the low-order 8 bits of each device (S•) and later is converted into a hexadecimal code, and transferred to device (D•) and later in 4-digits units. The number of characters to be converted is specified by "n".

M8161 is also used for the RS, ASCII, CCD and CRC instructions. When using the 8-bit mode, set M8161 to normally ON. M8161 is cleared when the PLC mode is changed from RUN to STOP.



Operation

In the following program, conversion is executed as follows:



Conversion source data

(S)	ASCII code	Hexadecimal code
D 200	30H	0
D 201	41H	A
D 202	42H	B
D 203	43H	C
D 204	31H	1
D 205	32H	2
D 206	33H	3
D 207	34H	4
D 208	35H	5

Number of specified characters and conversion result

"•" indicates "0".

(D)	D 102	D 101	D 100
n			
1	Does not change		•••0H
2			••0AH
3			•0ABH
4			0ABCH
5		•••0H	ABC1H
6		••0AH	BC12H
7		•0ABH	C123H
8		0ABCH	1234H
9	•••0H	ABC1H	2345H

In the case of "n = K2"

D 200	0 0 1 1 0 0 0 0	30H → [0]
D 201	0 1 0 0 0 0 0 1	41H → [A]
D 100	0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1 0	0 A

- When the input data is in BCD format, it is necessary to convert BCD data into binary data after executing this instruction.

16.5 FNC 84 – CCD / Check Code







Outline

This instruction calculates the horizontal parity value and sum check value in the error check methods used in communication. There is another check method, CRC (cyclic redundancy check) also. For obtaining CRC value, use CRC instruction.

→ For CRC instruction, refer to Section 24.4.

→ For complement [NEG (FNC 29) instruction], refer to Section 10.10.

1. Instruction format

FNC 84 CCD	P	<table border="1"> <thead> <tr> <th>16-bit Instruction</th> <th>Mnemonic</th> <th>Operation Condition</th> </tr> </thead> <tbody> <tr> <td>7 steps</td> <td>CCD</td> <td> Continuous Operation</td> </tr> <tr> <td></td> <td>CCDP</td> <td> Pulse (Single) Operation</td> </tr> </tbody> </table>	16-bit Instruction	Mnemonic	Operation Condition	7 steps	CCD	 Continuous Operation		CCDP	 Pulse (Single) Operation	<table border="1"> <thead> <tr> <th>32-bit Instruction</th> <th>Mnemonic</th> <th>Operation Condition</th> </tr> </thead> <tbody> <tr> <td></td> <td>-</td> <td></td> </tr> <tr> <td></td> <td>-</td> <td></td> </tr> </tbody> </table>	32-bit Instruction	Mnemonic	Operation Condition		-			-	
16-bit Instruction	Mnemonic	Operation Condition																			
7 steps	CCD	 Continuous Operation																			
	CCDP	 Pulse (Single) Operation																			
32-bit Instruction	Mnemonic	Operation Condition																			
	-																				
	-																				

2. Set data

Operand type	Description	Data type
(S•)	Head device number of applicable device	16-bit binary or character string
(D•)	Head device number storing the calculated data	16-bit binary or character string
n	Number of data [setting range: 1 to 256]	16-bit binary

3. Applicable devices

Oper- and Type	Bit Devices							Word Devices										Others						
	System User							Digit Specification				System User				Special Unit	Index		Constant	Real Number	Character String	Pointer		
	X	Y	M	T	C	S	D□.b	KnX	KnY	KnM	KnS	T	C	D	R	U□\G□	V	Z	Modify	K	H	E	"□"	P
(S•)								✓	✓	✓	✓	✓	✓	✓	✓	▲			✓					
(D•)									✓	✓	✓	✓	✓	✓	✓				✓					
n														✓	✓					✓	✓			

▲: This function is supported only in HCA8/HCA8CPLCs.


Explanation of function and operation

1. 16-bit operation (CCD and CCDP)

The addition data and horizontal parity value of data stored in (S•) to (S•) +n-1 are calculated.

The addition data is stored to (D•), and the horizontal parity value is stored to (D•) +1.

The 16-bit mode and 8-bit mode are available in this instruction. For the operation in each mode, refer to the proceeding pages.




2. 16-bit conversion mode (while M8161 is OFF)

(M8161 is also used for the RS, ASCII, HEX and CRC instructions.)

With regard to "n" data starting from (S•), the addition data and horizontal parity data of


high-order 8 bits and low-order 8 bits are stored to (D•) and (D•) +1 respectively.

M8161 is used also for the RS, ASCII, HEX and CRC instructions. When using the 16-bit mode, set M8161 to normally OFF. M8161 is cleared when the PLC mode is changed from RUN to STOP.



Example of 16-bit conversion

In the following program, conversion is executed as follows:



(S)	Example of data contents
Low-order 8 bits of D100	K100 = 01100100
High-order 8 bits of D100	K111 = 01101111 (1) ←
Low-order 8 bits of D101	K100 = 01100100
High-order 8 bits of D101	K 98 = 01100010
Low-order 8 bits of D102	K123 = 01111101 (1) ←
High-order 8 bits of D102	K 66 = 01000010
Low-order 8 bits of D103	K100 = 01100100
High-order 8 bits of D103	K 95 = 01011111 (1) ←
Low-order 8 bits of D104	K210 = 11010010
High-order 8 bits of D104	K 88 = 01011000
Total	K1091
Horizontal parity	1000010 (1) ←

← When the number of "1" is odd, the horizontal parity is "1".
 When the number of "1" is even, the horizontal parity is "0".

D 0 0 0 0 0 0 1 0 0 0 1 0 0 0 0 1 1 ← "1091" in BCD

D 1 0 0 0 0 0 0 0 0 1 0 0 0 0 1 0 1 ← Horizontal parity


3. 8-bit conversion mode (while M8161 is ON)

(M8161 is used also for the RS, ASCII, HEX and CRC instructions.)

With regard to "n" data starting from (S), the addition data and horizontal parity data of only


low-order 8 bits are stored to (D) and (D) +1 respectively.

M8161 is also used for the RS, ASCII, HEX and CRC instructions. When using the 8-bit mode, set M8161 to normally ON. M8161 is cleared when the PLC mode is changed from RUN to STOP.



Example of 8-bit conversion

In the following program, conversion is executed as follows:



(S)	Example of data contents
D 100	K100 = 01100100
D 101	K111 = 01101111 (1) ←
D 102	K100 = 01100100
D 103	K 98 = 01100010
D 104	K123 = 01111011 (1) ←
D 105	K 66 = 01000010
D 106	K100 = 01100100
D 107	K 95 = 01011111 (1) ←
D 108	K210 = 11010010
D 109	K 88 = 01011000
Total	K1091
Horizontal parity	1000010 (1) ←

← When the number of "1" is odd, the horizontal parity is "1".
 ← When the number of "1" is even, the horizontal parity is "0".

D 0 0 0 0 0 0 1 0 0 0 1 0 0 0 0 1 1 ← "1091" in BCD

D 1 0 0 0 0 0 0 0 0 1 0 0 0 0 1 0 1 ← Horizontal parity

16.6 FNC 87 – RS2 / Serial Communication 2

Outline

This instruction sends and receives data in no-protocol communication by way of serial ports in accordance with RS-232C or RS-485 provided in the main unit.

1. Instruction format

FNC 87 RS2	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <th style="font-size: small;">16-bit Instruction</th> <th style="font-size: small;">Mnemonic</th> <th style="font-size: small;">Operation Condition</th> </tr> <tr> <td style="text-align: center;">11 steps</td> <td style="text-align: center;">RS2</td> <td style="text-align: center;"> Continuous Operation </td> </tr> </table>	16-bit Instruction	Mnemonic	Operation Condition	11 steps	RS2	Continuous Operation	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <th style="font-size: small;">32-bit Instruction</th> <th style="font-size: small;">Mnemonic</th> <th style="font-size: small;">Operation Condition</th> </tr> <tr> <td style="text-align: center;">-</td> <td style="text-align: center;">-</td> <td style="text-align: center;">-</td> </tr> </table>	32-bit Instruction	Mnemonic	Operation Condition	-	-	-
16-bit Instruction	Mnemonic	Operation Condition												
11 steps	RS2	Continuous Operation												
32-bit Instruction	Mnemonic	Operation Condition												
-	-	-												

2. Set data

Operand type	Description	Data type
(S•)	Head device of data registers storing data to be sent	16-bit binary or character string
m	Number of bytes of data to be sent [setting range: 0 to 4,096]	16-bit binary
(D•)	Head device of data registers storing received data when receiving is completed	16-bit binary or character string
n	Number of bytes to be received [setting range: 0 to 4,096]	16-bit binary
n1	Used channel number [contents of setting: K0 = ch 0, K1 = ch 1, K2 = ch 2] ^{*1}	16-bit binary

3. Applicable devices


Oper- and Type	Bit Devices							Word Devices							Others										
	System User							Digit Specification				System User			Special Unit	Index			Con- stant	Real Number	Charac- ter String	Pointer			
	X	Y	M	T	C	S	D□.b	KnX	KnY	KnM	KnS	T	C	D	R	U□\G□	V	Z	Modify	K	H	E	"□"	P	
(S•)														✓	✓										
m														✓	✓					✓	✓				
(D•)														✓	✓										
n														✓	✓					✓	✓				
n1														✓	✓					✓	✓				

Explanation of function and operation

1. 16-bit operation (RS2)

This instruction sends and receives data in no-protocol communication by way of serial ports in accordance with RS-232C or RS-485 provided in the main unit.

→ For detailed explanation, refer to the Data Communication Edition.



Related devices

Device			Name
ch0*1	ch1	ch2*1	
M8371	M8401	M8421	Sending wait flag*2
M8372	M8402	M8422	Sending request*2
M8373	M8403	M8423	Receiving complete flag*2
-	M8404	M8424	Carrier detection flag
-	M8405	M8425	Data Set Ready (DSR) Flag*3
-	-	-	-
M8379	M8409	M8429	Time-out check flag
-	-	-	-
M8062	M8063	M8438	Serial communication error*4

Device			Name
ch0*1	ch1	ch2*1	
M8370	D8400	D8420	Communication format setting
-	-	-	-
M8372	D8402	D8422	Remaining number of data to be sent*2
M8373	D8403	D8423	Monitor for number of received data*2
M8375	D8405	D8425	Communication parameter display
M8379	D8409	D8429	Time-out time setting
M8380	D8410	D8430	Header 1, 2
M8381	D8411	D8431	Header 3, 4
M8382	D8412	D8432	Terminator 1, 2
M8383	D8413	D8433	Terminator 3, 4
M8384	D8414	D8434	Receiving sum (received data)
M8385	D8415	D8435	Receiving sum (calculation result)
M8386	D8416	D8436	Sending sum
M8389	D8419	D8439	Operation mode display
M8062	D8063	D8438	Error code number of serial communication error*4

*2. Cleared when the PLC mode is changed from RUN to STOP.

*3. Available in all HCA8/HCA8CPLCs Ver. 2.30 or later.

*4. Cleared when the power is turned off and on

System configuration

For using this instruction, it is necessary to attach one of the products shown in the table below to the main unit.

- For the system configuration, refer to the respective PLC Hardware Edition manual.
- For detailed explanation, refer to the Data Communication Edition manual.


Differences between RS (FNC 80) instruction and RS2 (FNC 87) instruction

Item	RS2 instruction	RS instruction	Remarks
Header size	1 to 4 characters (bytes)	Up to 1 character (byte)	For the RS2 instruction, up to 4 characters (bytes) can be specified as a header or terminator.
Terminator size	1 to 4 characters (bytes)	Up to 1 character (byte)	
Attachment of check sum	The check sum can be automatically attached.	The check sum should be attached by a user program.	For the RS2 instruction, the check sum can be automatically attached to the sent and received data. In this case, however, make sure to use a terminator in the communication frame to be sent and received.

Cautions

→ For other cautions, refer to the Data Communication Edition.

- Do not drive two or more RS (FNC 80) and/or RS2 (FNC 87) instructions for the same port at the same time.
- It is not permitted to use an RS (FNC 80)/RS2 (FNC 87) instruction and an IVCK (FNC270)/IVDR (FNC271)/IVRD (FNC272)/IVWR (FNC273)/IVBWR (FNC274) instruction for the same port.
- When using a header and terminator, set the data in the header and terminator to corresponding



2. Set items

Set item	Description	Number of occupied points
(S1) Target value (SV)	<ul style="list-style-type: none"> Set the target value (SV). PID instruction does not change the contents of setting. Caution on using the auto tuning (limit cycle method) If the target value for auto tuning is different from the target value for PID control, it is necessary to set a value including the bias value first, and then store the actual target value when the auto tuning flag turns OFF. 	1
(S2) Measured value (PV)	This is the input value in PID control loop.	1
(S3) Parameter*1	1) Auto tuning: In the case of limit cycle method Twenty-nine devices are occupied from the head device specified in (S3).	29
	2) Auto tuning: In the case of step response method a) Operation setting (ACT): When bits 1, 2 and 5 are not all "0" Twenty-five devices are occupied from the head device specified in (S3).	25
	b) Operation setting (ACT): When bits 1, 2 and 5 are all "0" Twenty devices are occupied from the head device specified in (S3).	20
(D) Output value (MV)	<ol style="list-style-type: none"> In case of PID control (normal processing) Before driving PID instruction, the user should set the initial output value. After that, the operation result is stored. Auto tuning: In the case of limit cycle method During auto tuning, the ULV or LLV value is output automatically. When auto tuning is finished, the specified MV value is set. Auto tuning: In the case of step response method Before driving PID instruction, the user should set the initial output value. During auto tuning, PID instruction does not change the MV output. 	1

*1. When auto tuning is not used, the number of points is the same as the number in the step response method are occupied.

3. List of parameters (S3) to (S3) +28

Set item		Setting Value	Remarks	
(S3)	Sampling time (Ts)	1 to 32767 (ms)	It cannot be shorter than the operation cycle.	
(S3) +1	Operation setting (ACT)	bit0	0: Forward operation, 1: Backward operation	Operation direction
		bit1	0: Input variation alarm is invalid. 1: Input variation alarm is valid.	
		bit2	0: Output variation alarm is invalid. 1: Output variation alarm is valid.	Do not set to ON bit 2 and bit 5 at the same time.
		bit3	Not available	
		bit4	0: Auto tuning is not executed. 1: Auto tuning is executed.	
		bit5	0: Upper and lower limits of output value are not valid. 1: Upper and lower limits of output value are valid.	Do not set to ON bit 2 and bit 5 at the same time.
		bit6	0: Step response method 1: Limit cycle method	Select the auto tuning mode.
		bit7 to bit15	Not available	
(S3) +2	Input filter constant (α)	0 to 99 (%)	When "0" is set, the input filter is not provided.	
(S3) +3	Proportional gain (KP)	1 to 32767 (%)		
(S3) +4	Integral time (TI)	0 to 32767 (\times 100 ms)	When "0" is set, it is handled as "I" (no integration).	
(S3) +5	Derivative gain (KD)	0 to 100 (%)	When "0" is set, the derivative gain is not provided.	
(S3) +6	Derivative time (TD)	0 to 32767 (\times 10 ms)	When "0" is set, the derivative operation is not executed.	

Set item		Setting Value	Remarks
(S3) +7 : (S3) +19	These devices are occupied for internal processing in PID control loop. Do not change the data.		
(S3) +20*1	Input variation (incremental) alarm set value	0 to 32767	It is valid when bit 1 is set to "1" in (S3) +1 for the operation setting (ACT).
(S3) +21*1	Input variation (decremental) alarm set value	0 to 32767	It is valid when bit 1 is set to "1" in (S3) +1 for the operation setting (ACT).
(S3) +22*1	Output variation (incremental) alarm set value	0 to 32767	It is valid when bit 2 is set to "1" and bit 5 is set to "0" in (S3) +1 for the operation setting (ACT).
	Output upper limit set value	-32768 to 32767	It is valid when bit 2 is set to "0" and bit 5 is set to "1" in (S3) +1 for the operation setting (ACT).
(S3) +23*1	Output variation (decremental) alarm set value	0 to 32767	It is valid when bit 2 is set to "1" and bit 5 is set to "0" in (S3) +1 for the operation setting (ACT).
	Output lower limit set value	-32768 to 32767	It is valid when bit 2 is set to "0" and bit 5 is set to "1" in (S3) +1 for the operation setting (ACT).

S3 +24*1	Alarm output	bit0	0: Input variation (incremental) is not exceeded. 1: Input variation (incremental) is exceeded.	It is valid when bit 1 is set to "1" or bit 2 is set to "1" in S3 +1 for the operation setting (ACT).
		bit1	0: Input variation (decremental) is not exceeded. 1: Input variation (decremental) is exceeded.	
		bit2	0: Output variation (incremental) is not exceeded. 1: Output variation (incremental) is exceeded.	
		bit3	0: Output variation (decremental) is not exceeded. 1: Output variation (decremental) is exceeded.	

The setting below is required when the limit cycle method is used (when bit 6 is set to "ON" in the operation setting (ACT)).

S3 +25	PV value threshold (hysteresis) width (SHPV)	Set it according to the fluctuation of the measured value (PV).	They are occupied when bit 6 is set to "ON (limit cycle method)" in the operation setting (ACT).
S3 +26	Output value upper limit (ULV)	Set the maximum value (ULV) of the output value (MV).	
S3 +27	Output value lower limit (LLV)	Set the minimum value (LLV) of the output value (MV).	
S3 +28	Wait setting from end of tuning cycle to start of PID control (Kw)	-50 to 32717%	

*1. S3 +20 to S3 +24 are occupied when any bit 1, 2 or 5 is set to "1" in S3 +1 for operation setting (ACT).

Cautions

1. When using two or more PID instructions

Two or more PID instructions can be executed at the same time. (There is no limitation in the number of loops.) However, make sure that S3, D and other operands specified in each instruction are different to each other.

2. Number of devices occupied for parameters starting from S3

1) In the limit cycle method

- Twenty-nine devices are occupied from the head device specified in S3 .

2) In the step response method

- Operation setting (ACT): When bits 1, 2 and 5 are not all "0"

Twenty-five devices are occupied from the head device specified in S3 .

- Operation setting (ACT): When bits 1, 2 and 5 are all "0"

Twenty devices are occupied from the head device specified in S3 .

3. When specifying a device in the latched area backed up against power failure


For the output value (MV) in the PID instruction, specify a data register (D) outside the latched

area.

Program example

When specifying a data register in the latched area, make sure to clear the latched (backed up) contents when the PLC mode is set to RUN using the following program

Program example





Error

When an operation error occurs, the special auxiliary relay M8067 turns ON, and the error code is stored in the special data register D8067.

→ For the error code, refer to Section 37.4.

17. Data Transfer 2 – FNC100 to FNC109

FNC100 to FNC109 provide an instruction for executing complicated processing for fundamental applied instructions and for executing special processing.

FNC No.	Mnemonic	Symbol	Function	Reference
100	-			
101	-			
102	ZPUSH		Batch Store of Index Register	Section 17.1
103	ZPOP		Batch POP of Index Register	Section 17.2
104	-			
105	-			
160	-			
107	-			
108	-			
109	-			

17.1 FNC102 – ZPUSH/Batch Store of Index Register





Outline

This instruction temporarily batch-stores the present value of the index registers V0 to V7 and Z0 to Z7.

For restoring the present value of temporarily batch-stored index registers, use ZPOP (FNC103) instruction.

→ For ZPOP (FNC103) instruction, refer to Section 17.2.

1. Instruction format

FNC 102		16-bit Instruction		32-bit Instruction	
Mnemonic	Operation Condition	Mnemonic	Operation Condition	Mnemonic	Operation Condition
ZPUSH		ZPUSH		-	-
ZPUSHHP		ZPUSHHP		-	-

2. Set data


Operand Type	Description	Data Type
(D)	Head device number batch-storing the present value of the index registers V0 to V7 and Z0 to Z7 (D) : Number of times of batch-storage (D)+1 to (D)+16 × Number of times of batch-storage: Batch-stored data storage destination	16-bit binary

3. Applicable devices

Oper- and Type	Bit Devices						Word Devices										Others								
	System User						Digit Specification				System User				Special Unit	Index		Con- stant	Real Number	Charac- ter String	Pointer				
	X	Y	M	T	C	S	D□.b	KnX	KnY	KnM	KnS	T	C	D	R	U□\G□	V	Z	Modify	K	H	E	"□"	P	
(D)																									

Explanation of function and operation

1. 16-bit operation (ZPUSH/ZPUSHP)



) The contents of the index registers V0 to V7 and Z0 to Z7 are batch-stored temporarily to (D) and later.

When the contents of index registers are batch-stored, the number of times of batch-storage

(D) is incremented by "1".


2) For restoring the batch-stored data, use ZPOP (FNC103) instruction.

Use ZPUSH (FNC102) and ZPOP (FNC103) instruction as a pair.

3) By specifying a same device to (D), ZPUSH (FNC102) and ZPOP (FNC103) instructions can be used in the nest structure.

In this case, the occupied points are added by "16" after (D) every time ZPUSH (FNC102) instruction is executed. Secure in advance sufficient area for the number of the next structure.

4) The figure below shows the data structure batch-stored in (D) and later.



Related instruction

Instruction	Description
ZPOP(FNC103)	Restores the index registers V0 to V7 and Z0 to Z7 which were batch-stored temporarily by the ZPUSH (FNC102) instruction.

Cautions

- When not using the nest structure, clear the number of batch-storage times (D) before executing ZPUSH (FNC102) instruction.
- When using the nest structure, clear the number of batch-storage times (D) before executing ZPUSH (FNC102) instruction the first time.


Errors

An operation error is caused in the following cases; The error flag M8067 turns ON, and the error code is stored in D8067.

- When the range of points used after (D) in ZPUSH (FNC102) instruction exceeds the corresponding device range (error code: K6706)
- When the number of batch-storage times (D) stores a negative value while the ZPUSH (FNC102) instruction is executed (error code: K6706)

Program example

In the program shown below, the contents of the index registers Z0 to Z7 and V0 to V7 before execution of subroutine program are batch-stored in D0 and later when index registers are used in the subroutine after the pointer P0.



17.2 FNC103 – ZPOP/Batch POP of Index Register

Outline

This instruction restores the contents of the index registers V0 to V7 and Z0 to Z8 which were batch-stored temporarily by ZPUSH (FNC102) instruction.

















→ For ZPUSH (FNC102) instruction, refer to Section 17.1










1. Instruction format

FNC 103		16-bit Instruction		Mnemonic	Operation Condition	32-bit Instruction	
ZPOP	P	3 steps	ZPOP	ZPOP	Continuous Operation	–	–
			ZPOPP	ZPOPP	Pulse (Single) Operation	–	–

18. Floating Point – FNC110 to FNC139

FNC110 to FNC119, FNC120 to FNC129 and FNC130 to FNC139 provide instructions for conversion, comparison, arithmetic operations, square root operation, trigonometry, etc. for floating point operations.

FNC No.	Mnemonic	Symbol	Function	Reference
110	ECMP		Floating Point Compare	Section 18.1
111	EZCP		Floating Point Zone Compare	Section 18.2
112	EMOV		Floating Point Move	Section 18.3
113	–			–
114	–			–
115	–			–
116	ESTR		Floating Point to Character String Conversion	Section 18.4
117	EVAL		Character String to Floating Point Conversion	Section 18.5
118	EBCD		Floating Point to Scientific Notation Conversion	Section 18.6
119	EBIN		Scientific Notation to Floating Point Conversion	Section 18.7
120	EADD		Floating Point Addition	Section 18.8
121	ESUB		Floating Point Subtraction	Section 18.9
122	EMUL		Floating Point Multiplication	Section 18.10
123	EDIV		Floating Point Division	Section 18.11
124	EXP		Floating Point Exponent	Section 18.12
125	LOGE		Floating Point Natural Logarithm	Section 18.13
126	LOG10		Floating Point Common Logarithm	Section 18.14
127	ESQR		Floating Point Square Root	Section 18.15
128	ENEG		Floating Point Negation	Section 18.16

FNC No.	Mnemonic	Symbol	Function	Reference
129	INT		Floating Point to Integer Conversion	Section 18.17
130	SIN		Floating Point Sine	Section 18.18
131	COS		Floating Point Cosine	Section 18.19
132	TAN		Floating Point Tangent	Section 18.20
133	ASIN		Floating Point Arc Sine	Section 18.21
134	ACOS		Floating Point Arc Cosine	Section 18.22
135	ATAN		Floating Point Arc Tangent	Section 18.23
136	RAD		Floating Point Degrees to Radians Conversion	Section 18.24
137	DEG		Floating Point Radians to Degrees Conversion	Section 18.25
138	-			-
139	-			-


18.1 FNC110 – ECMP / Floating Point Compare

Outline

This instruction compares two data (binary floating point), and outputs the result (larger, same or smaller) to three single bit devices.

→ For handling of floating point, refer to Subsection 5.1.3.

1. Instruction format



2. Set data

Operand Type	Description	Data Type
(S1)	Device number storing binary floating point data to be compared	Real number (binary) ^{*1}
(S2)	Device number storing binary floating point data to be compared	
(D)	Head bit device number to which the comparison result is output (Three devices are occupied.)	Bit

*1. When a constant (K or H) is specified, it is automatically converted from binary into binary floating point (real number) when the instruction is executed.

3. Applicable devices

Oper- and Type	Bit Devices						Word Devices										Others								
	System User						Digit Specification				System User				Special Unit		Index				Con- stant	Real Number	Charac- ter String	Pointer	
	X	Y	M	T	C	S	D□.b	KnX	KnY	KnM	KnS	T	C	D	R	U□\G□	V	Z	Modify	K	H	E	"□"	P	
(S1•)																				▲2					
(S2•)																				▲2					
(D•)		✓	✓				▲1																		

▲1: "D□.b" is available only in HCA8/HC 3UC PLCs, and cannot be indexed with index registers (V and Z).


▲2: This function is supported only in HCA8/HC 3UC PLCs.

Explanation of function and operation

1. 32-bit operation (DECMP and DECMP)

The comparison value [(S1•)+1, (S1•)] is compared with the comparison source [(S2•)+1, (S2•)] as floating point data, and either bit among (D•), (D•)+1 and (D•)+2 turns ON according to the result (smaller, same or larger).

- When a constant (K or H) is specified as [(S1•)+1, (S1•)] or [(S2•)+1, (S2•)], it is automatically converted from binary into binary floating point (real number) when the instruction is executed.



Even if the command input turns OFF and DECMP instruction is not executed, (D•) to (D•)+2 hold the status before the please rewrite this command input turned OFF.

Caution

1. Number of occupied devices

Three devices are occupied from (D•) ((D•), (D•)+1 and (D•)+2).

Make sure that these devices are not used for any other purpose.

18.2 FNC111 – EZCP / Floating Point Zone Compare


Outline

This instruction compares data (binary floating point) with two values (one zone), and outputs the

comparison result to three single bit devices.

→ For handling of floating point, refer to Subsection 5.1.3.

1. Instruction format



2. Set data

Operand Type	Description	Data Type
(S1•)	Data register number storing binary floating point data to be compared	Real number (binary)*1
(S2•)	Data register number storing binary floating point data to be compared	
(S•)	Data register number storing binary floating point data to be compared	
(D•)	Head bit device number to which the comparison result is output (Three devices are occupied.)	Bit

*1. When a constant (K or H) is specified, it is automatically converted from binary into binary floating point (real number) when the instruction is executed.

3. Applicable devices

Oper- and Type	Bit Devices							Word Devices										Others					
	System User							Digit Specification				System User				Special Unit	Index		Con-stant	Real Number	Charac-ter String	Pointer	
	X	Y	M	T	C	S	D□.b	KnX	KnY	KnM	KnS	T	C	D	R	U□\G□	V	Z	Modify	K	H	E	"□"
(S1•)													✓	✓	✓			✓	✓	✓	✓		
(S2•)													✓	✓	✓			✓	✓	✓	✓		
(S•)													✓	✓	✓			✓	✓	✓	✓		
(D•)	✓	✓				▲												✓					


▲: "D□.b" cannot be indexed with index registers (V and Z).

Explanation of function and operation

1. 32-bit operation (DEZCP and DEZCPP)

The comparison values [(S1•) +1, (S1•)], [(S2•) +1, (S2•)] are compared with the comparison source [(S•) +1, (S•)] as floating point data, and either bit among (D•) , (D•) +1, and (D•) +2 turns ON according to the result (smaller, same or larger).

- When a constant (K or H) is specified as [(S1•) +1, (S1•)], [(S2•) +1, (S2•)], or [(S•) +1, (S•)], it is automatically converted into binary floating point when the instruction is executed.



Even if the command input turns OFF and EDZCP instruction is not executed, (D)• to (D)•+2 hold the status before the command input turned OFF.

Cautions

1. Number of occupied devices

Three devices are occupied from (D)• ((D)• , (D)• +1 and (D)• +2).
Make sure that these devices are not used for any other purpose

2. Comparison values $[(S1)•+1, (S1)•]$ and $[(S2)•+1, (S2)•]$

Make sure that two comparison values have the following relationship:

$$[(S1)•+1, (S1)•] \leq [(S2)•+1, (S2)•]$$

In the case of " $[(S1)•+1, (S1)•] > [(S2)•+1, (S2)•]$ ", the value $[(S2)•+1, (S2)•]$ is regarded as $[(S1)•+1, (S1)•]$ value during comparison.

18.3 FNC112 – EMOV / Floating Point Move

Outline

This instruction transfers binary floating point data.

→ For handling of floating point, refer to Subsection 5.1.3.

1. Instruction format

16-bit Instruction		Mnemonic	Operation Condition	32-bit Instruction		Mnemonic	Operation Condition
(D)	FNC 112 EMOV	(P)	—	9 steps	DEMOV		Continuous Operation
			—		DEMOV P		Pulse (Single) Operation

2. Set data

Operand Type	Description	Data Type
(S)•	Binary floating point data (transfer source) or device number storing data	Real number (binary)
(D)•	Device number receiving floating point data	

3. Applicable devices


Oper- and Type	Bit Devices							Word Devices										Others						
	System User							Digit Specification				System User			Special Unit		Index			Con-stant		Real Number	Charac-ter String	Pointer
	X	Y	M	T	C	S	D□.b	KnX	KnY	KnM	KnS	T	C	D	R	U□V□G□	V	Z	Modify	K	H	E	"□"	P
(S•)													✓	✓	▲			✓					✓	
(D•)													✓	✓	▲			✓						

▲: This function is supported only in HCA8/HCA8CPLCs.

Explanation of function and operation


1. 32 bit operation (DEMOV and DEMOPV)

The contents (binary floating point data) of the transfer source [(S•) +1, (S•)] are transferred to [(D•) +1, (D•)]. A real number (E) can be directly specified as (S•)




Program examples

1. In the program example shown below, a real number stored in D11 and D10 is transferred to D1 and D0 when X007 turns ON.



2. In the program shown below, a real number "-1.23" is transferred to D11 and D10 when X007 turns ON



18.4 FNC116 – ESTR / Floating Point to Character String Conversion

Outline

This instruction converts binary floating point data into a character string (ASCII codes) having a specified number of digits.

On the other hand, STR (FNC200) instruction converts binary data into a character string (ASCII codes).

→ For a character string, refer to Section 5.3.

→ For handling of floating point, refer to Subsection 5.1.3.

→ For STR (FNC200) instruction, refer to Section 26.1.

1. Instruction format

FNC 116		16-bit Instruction			32-bit Instruction		
D	P	Mnemonic	Operation Condition	Mnemonic	Operation Condition		
		ESTR	-	DEST	Continuous Operation		
			-	DESTP	Pulse (Single) Operation		

2. Set data

Operand Type	Description	Data Type
(S1•)	Binary floating point data to be converted or device storing data	Real number (binary)
(S2•)	Head device number storing the display specification of a numeric value to be converted	16-bit binary
(D•)	Head device number storing converted character string	Character string


3. Applicable devices

Oper- and Type	Bit Devices							Word Devices										Others								
	System User							Digit Specification				System User				Special Unit		Index				Con- stant		Real Number	Charac- ter String	Pointer
	X	Y	M	T	C	S	D□.b	KnX	KnY	KnM	KnS	T	C	D	R	U□\V□	V	Z	Modify	K	H	E	"□"	P		
(S1•)																										
(S2•)							✓	✓	✓	✓	✓	✓	✓	✓	✓											
(D•)								✓	✓	✓	✓	✓	✓	✓	✓											

Explanation of function and operation

1. 32-bit operation (DEST and DESTP)


The contents (binary floating point data) of [(S1•)+1, (S1•)] are converted into a character string according to the contents specified by (S2•), (S2•)+1 and (S2•)+2, and then stored to devices (D•) and later. A real number can be directly specified as (S1•).



- The data after conversion varies depending on the display specification stored in (S2•).


(S2•)	0: Decimal point format 1: Exponent format	} The data after conversion varies depending on the display specification stored in (S2•). -- 2 to 24 can be set.
(S2•)+1	Total number of digits	
(S2•)+2	Number of digits of decimal part	

2. In the case of decimal point format




- The total number of digits which can be specified by (S2) + 1 is as follows (24 digits maximum):
 When the number of digits of the decimal part is "0", Total number of digits ≥ 2
 When the number of digits of the decimal part is any value other than "0", Total number of digits \geq (Number of digits of decimal part + 3)


- The number of digits of the decimal part which can be specified by (S2) + 2 is from 0 to 7. However, the following must be satisfied, "Number of digits of decimal part \leq (Total number of digits - 3)"
 For example, when the total number of digits is "8", the number of digits of the decimal part is "3", and "-1.23456" is specified, data is stored in (D) and later as shown below:




- The character string data after conversion is stored in the devices (D) and later as shown below:
 - For the sign, "20H (space)" is stored when the binary floating point data is positive, and "2DH (-)" is stored when the data is negative.
 - If the decimal part of the binary floating point data cannot be accommodated in the number of digits of the decimal part, low-order digits of the decimal part are rounded.



- When the number of digits of the decimal part is set to any value other than "0", "2EH (.)" is automatically stored in "specified number of digits of decimal part + 1"th digit. When the number of digits of the decimal part is "0", "2EH (.)" is not stored.




- When the total number of digits subtracted by the digits for sign, decimal point and decimal part is larger than the integer part of the binary floating point data, "20H (space)" is stored between the sign and the integer part.



- "00H" or "0000H" is automatically stored at the end of the converted character string.

3. In the case of exponent format



- The total number of digits which can be specified by $(S2) + 1$ is as follows (24 digits maximum):


When the number of digits of the decimal part is "0" Total number of digits ≥ 6
 When the number of digits of the decimal part is any value other than "0" Total number of digits $\geq (\text{Number of digits of decimal part} + 7)$

- The number of digits of the decimal part which can be specified by $(S2) + 2$ is from 0 to 7.

However, the following must be satisfied, "Number of digits of decimal part $\leq (\text{Total number of digits} - 7)$ "

For example, when the total number of digits is "12", the number of digits of the decimal part is "4",

and "-12.34567" is specified, data is stored in (D) and later as shown below:




- The character string data after conversion is stored in the devices (D) and later as shown below:


- For the sign of the integer part, "20H (space)" is stored when the binary floating point data is

positive, and "2DH (-)" is stored when the data is negative.


- The integer part is fixed to 1 digit. "20H (space)" is stored between the integer part and the sign.



- If the decimal part of the binary floating point data cannot be accommodated in the number of digits of the decimal part, low-order digits of the decimal part are rounded.




- When the number of digits of the decimal part is set to any value other than "0", "2EH (.)" is automatically stored in "specified number of digits of decimal part + 1"th digit. When the number of digits of the decimal part is "0", "2EH (.)" is not stored.



- For the sign of the exponent part, "2BH (+)" is stored when the exponent is positive, and "2DH (-)" is stored when the exponent is negative.

- The exponent part is fixed to 2 digits.

When the exponent part is 1 digit, "30H (0)" is stored after the sign of the exponent part.



- "00H" or "0000H" is automatically stored at the end of the converted character string.

Related instructions

Instruction	Description
EVAL (FNC117)	Converts a character string (ASCII codes) into binary floating point data.
STR (FNC200)	Converts binary data into a character string (ASCII codes).
VAL (FNC201)	Converts a character string (ASCII codes) into binary data.

Errors

An operation error is caused in the following cases; The error flag M8067 turns ON, and the error code is stored in D8067.

- When $S1$ is not located within the following range (error code: K6706)

$$0, \pm 2^{-126} \leq S1 < \pm 2^{128}$$

- When the format specified by $S2$ is any value other than "0" or "1" (error code: K6706)
- When the total number of digits specified by $S2+1$ is not located within the following range (error code: K6706)

In the case of decimal point format:

When the number of digits of the decimal part is "0", Total number of digits ≥ 2

When the number of digits of the decimal part is any value other than "0", Total number of digits \geq (Number of digits of decimal part + 3)

In the case of exponent format:

When the number of digits of the decimal part is "0", Total number of digits ≥ 6

When the number of digits of the decimal part is any value other than "0", Total number of digits \geq (Number of digits of decimal part + 7)

- When the number of digits of the decimal part specified by $S2+2$ is not located within the following range (error code: K6706)

In the case of decimal point format: Number of digits of decimal part \leq (Total number of digits - 3)

In the case of exponent format: Number of digits of decimal part \leq (Total number of digits - 7)



- When the devices storing a character string specified by D exceeds the allowable device

range (error code: K6706)


- When the conversion result exceeds the specified total number of digits (error code: K6706)


Program examples

1) In the program example shown below, the contents (binary floating point data) of R0 and R1 are converted according to the contents specified by R10 to R12, and then stored to D0 and later when X000 turns ON



2) In the program shown below, the contents (binary floating point data) of R0 and R1 are converted according to the contents specified by R10 to R12, and then stored to D10 and later when X000 turns ON





18.5 FNC117 – EVAL / Character String to Floating Point Conversion

Outline

This instruction converts a character string (ASCII codes) into binary floating point data. On the other hand, the VAL (FNC201) instruction converts a character string (ASCII codes) into binary data.

- For a character string, refer to Section 5.3.
- For handling of floating point, refer to Subsection 5.1.3.
- For VAL (FNC201) instruction, refer to Subsection 26.2.

1. Instruction format

D	FNC 117 EVAL	P
---	-----------------	---

16-bit Instruction	Mnemonic	Operation Condition
	-	
	-	

32-bit Instruction	Mnemonic	Operation Condition
9 steps	DEVAL	Continuous Operation
	DEVALP	Pulse (Single) Operation

2. Set data

Operand Type	Description	Data Type
(S)	Head device number storing character string data to be converted into binary floating point data	Character string
(D)	Head device number storing converted binary floating point data	Real number (binary)


3. Applicable devices

Oper- and Type	Bit Devices							Word Devices										Others								
	System User							Digit Specification				System User				Special Unit		Index				Con- stant		Real Number	Charac- ter String	Pointer
	X	Y	M	T	C	S	D□.b	KnX	KnY	KnM	KnS	T	C	D	R	U□\G□	V	Z	Modify	K	H	E	"□"	P		
(S•)							✓	✓	✓	✓	✓	✓	✓	✓	✓			✓								
(D•)													✓	✓	✓			✓								


Explanation of function and operation

1. 32-bit operation (EVAL and EVALP)


A character string stored in (S•) and later is converted into binary floating point, and stored to [(D•) +1, (D•)].




A specified character string may be in the decimal point format or exponent format. A character string in either format can be converted into binary floating point data.



a) In the case of decimal point format




b) In the case of exponent format




• When a character string to be converted into binary floating point specified by has 7 digits or more excluding the sign, decimal point and exponent part, the conversion result may contain rounding error.


a) In the case of decimal point format




b) In the case of exponent format



- When "2BH (+)" is specified as the sign in the floating point format or when the sign is omitted, a character string is converted into a positive value.
When "2DH (-)" is specified as the sign, a character string is converted into a negative value.
- When "2BH (+)" is specified as the sign in the exponent format or when the sign is omitted, a character string is converted into a positive exponent.
When "2DH (-)" is specified as the sign, a character string is converted into a negative exponent.
- When "20H (space)" or "30H (0)" exists between numbers except the first "0" in a character string specified by (S•) , "20H" or "30H" is ignored during conversion.



- When "30H (0)" exists between a number and "E" in a character string in the exponent format, "30H" is ignored during conversion.



- A character string can consist of up to 24 characters.
- "20H (space)" and "30H (0)" in a character string are counted as one character respectively.

Related devices

→ For the use methods of the zero, borrow and carry flags, refer to Subsection 6.5.2.

Device	Name	Description	
		Condition	Operation
M8020	Zero flag	The conversion result is true "0". (The mantissa part is "0".)	The zero flag M8020 turns ON.
M8021	Borrow flag	The absolute value of the conversion result is less than "2 ⁻¹²⁶ ".	The value of $\text{D} \cdot$ is the minimum value (2 ⁻¹²⁶) of 32-bit real numbers and the borrow flag M8021 turns ON.
M8022	Carry flag	The absolute value of the conversion result is not less than "2 ¹²⁸ ".	The value of $\text{D} \cdot$ is the maximum value (2 ¹²⁸) of 32-bit real numbers and the carry flag M8022 turns ON.

Related instructions

Instruction	Description
ESTR (FNC116)	Converts binary floating point data into a character string (ASCII codes).
STR (FNC200)	Converts binary data into a character string (ASCII codes).
VAL (FNC201)	Converts a character string (ASCII codes) into binary data.

Errors


An operation error is caused in the following cases; The error flag M8067 turns ON, and the error code is stored in D8067.

- When any character other than "30H (0)" to "39H (9)" exists in the integer part or decimal part (error code: K6706)
- When "2EH (.)" exists in two or more positions in a character string specified by $\text{S} \cdot$ (error code: K6706)
- When any character other than "45H (E)", "2BH (+)" or "2DH (-)" exists in the exponent part, or when two or more exponent parts exist (error code: K6706)


- When "00H" does not exist in the corresponding device range starting from **S•** (error code: K6706)
- When the number of characters after **S•** is "0" or more than "24" (error code: K6706)


Program examples

1) In the program example shown below, a character string stored in R0 and later is converted into binary floating point, and stored to D0 and D1 when X000 turns ON



2) In the program shown below, a character string stored in D10 and later is converted into binary floating point, and stored to D100 and D101 when X000 turns ON





Operations at overflow, underflow and zero

Condition	Operation
The absolute value of the conversion result is less than "2 ⁻¹²⁶ ".	The value of (D•) is the minimum value (2 ⁻¹²⁶) of 32-bit real numbers and the borrow flag M8021 turns ON.
The absolute value of the conversion result is not less than "2 ¹²⁸ ".	The value of (D•) is the maximum value (2 ¹²⁸) of 32-bit real numbers and the carry flag M8022 turns ON.
The conversion result is true "0". (The mantissa part is "0".)	The zero flag M8020 turns ON.


18.6 FNC118 – EBCD / Floating Point to Scientific Notation Conversion

Outline

This instruction converts binary floating point into scientific notation.

→ For handling of floating point, refer to Subsection 5.1.3.

1. Instruction format



2. Set data

Operand Type	Description	Data Type
(S•)	Data register number storing binary floating point	Real number (binary)
(D•)	Data register number storing converted scientific notation	Real number (decimal)

3. Applicable devices



Oper- and Type	Bit Devices							Word Devices							Others									
	System User							Digit Specification				System User			Special Unit	Index			Con- stant	Real Number	Charac- ter String	Pointer		
	X	Y	M	T	C	S	D□.b	KnX	KnY	KnM	KnS	T	C	D	R	U□\G□	V	Z	Modify	K	H	E	"□"	P
(S•)														✓	✓	✓			✓					
(D•)														✓	✓	✓			✓					

Explanation of function and operation

1. 32-bit operation (DEBCD and DEBCDP)

Binary floating point stored in [(S•) +1, (S•)] is converted into scientific notation, and

transferred to [(D•) +1, (D•)]



Caution

1. Handling of floating point

In floating point operations, all data is handled in binary floating point. Because binary floating point is difficult to understand (requiring a dedicated monitoring method), it is converted into scientific notation so that monitoring can be easily executed by peripheral equipment.

GX Developer and GOT have the function to directly monitor and display binary floating point.


18.7 FNC119 – EBIN / Scientific Notation to Floating Point Conversion

Outline

This instruction converts scientific notation stored in devices into binary floating point.

→ For handling of floating point, refer to Subsection 5.1.3.

1. Instruction format



2. Set data

Operand Type	Description	Data Type
(S•)	Data register number storing scientific notation data	Real number (decimal)
(D•)	Data register number storing converted binary floating point.	Real number (binary)

3. Applicable devices


Oper- and Type	Bit Devices							Word Devices							Others								
	System User							Digit Specification				System User			Special Unit	Index		Con- stant	Real Number	Charac- ter String	Pointer		
	X	Y	M	T	C	S	D□.b	KnX	KnY	KnM	KnS	T	C	D	R	U□\G□	V	Z	Modify	K	H	E	"□"
(S•)													✓	✓	✓			✓					
(D•)													✓	✓	✓			✓					

Explanation of function and operation

1. 32-bit operation (DEBIN and DEBINP)

Scientific notation stored in [(S•) +1, (S•)] is converted into binary floating point, and transferred to [(D•) +1, (D•)].






Program example

By DEBIN instruction, a numeric value containing the decimal point can be directly converted into binary floating point.

Example: Converting "3.14" into binary floating point

$$3.14 = 314 \times 10^{-2} \text{ (scientific notation)}$$



18.8 FNC120 – EADD / Floating Point Addition

Outline

This instruction executes addition of two binary floating point data.

→ For program examples of floating point operations, refer to Section 12.10.

→ For handling of floating point, refer to Subsection 5.1.3.

→ For flag operations, refer to Subsection 6.5.2.

1. Instruction format

16-bit Instruction		Mnemonic	Operation Condition	32-bit Instruction		Mnemonic	Operation Condition	
D	FNC 120 EADD	P	-	13 steps	DEADD	Continuous Operation	DEADDP	Pulse (Single) Operation

2. Set data

Operand Type	Description	Data Type
(S1•)	Word device number storing binary floating point data used in addition	Real number (binary)*1
(S2•)	Word device number storing binary floating point data used in addition	
(D•)	Data register number storing the addition result	

*1. When a constant (K or H) is specified, it is automatically converted into binary floating point (real number) when the instruction is executed.

3. Applicable devices


Oper- and Type	Bit Devices							Word Devices							Others								
	System User							Digit Specification				System User			Special Unit	Index			Con-stant	Real Number	Charac-ter String	Pointer	
	X	Y	M	T	C	S	D□.b	KnX	KnY	KnM	KnS	T	C	D	R	U□\G□□	V	Z	Modify	K	H	E	"□"
(S1•)														✓	✓	▲			✓	✓	✓		
(S2•)														✓	✓	▲			✓	✓	✓		
(D•)														✓	✓	▲			✓				

▲: This function is supported only in HCA8/HCA8CPLCs

Explanation of function and operation

1. 32-bit operation (DEADD and DEADDP)

Binary floating point data [(S2•) +1, (S2•)] is added to binary floating point data [(S1•) +1, (S1•)], and the addition result in the binary floating point format is transferred to [(D•) +1, (D•)].



When a constant (K or H) is specified as [(S1•) +1, (S1•)] or [(S2•)+1, (S2•)], it is automatically converted into binary floating point



Caution

1. When a same device is specified

The same device number can be specified in [(S1•) +1, (S1•)], [(S2•) +1, (S2•)] and [(D•) +1, (D•)].

In this case, note that the addition result changes in every operation cycle when the continuous operation type instruction (DEADD) is used.


18.9 FNC121 – ESUB / Floating Point Subtraction

Outline

This instruction executes subtraction of two binary floating point data.

- For program examples of floating point operations, refer to Section 12.10.
- For handling of floating point, refer to Subsection 5.1.3.
- For flag operations, refer to Subsection 6.5.2.

1. Instruction format



2. Set data

Operand Type	Description	Data Type
(S1•)	Word device number storing binary floating point data used in subtraction	Real number (binary) ^{*1}
(S2•)	Word device number storing binary floating point data used in subtraction	
(D•)	Data register number storing the subtraction result	

*1. When a constant (K or H) is specified, it is automatically converted into binary floating point (real number) when the instruction is executed.

3. Applicable devices

Oper- and Type	Bit Devices							Word Devices										Others					
	System User							Digit Specification				System User				Special Unit	Index		Constant	Real Number	Charac- ter String	Pointer	
	X	Y	M	T	C	S	D□.b	KnX	KnY	KnM	KnS	T	C	D	R	U□\G□	V	Z	Modify	K	H	E	"□"
(S1•)														✓	✓	▲			✓	✓	✓		
(S2•)														✓	✓	▲			✓	✓	✓		
(D•)														✓	✓	▲			✓				

This function is supported only in HCA8/HCA8CPLCs.

Explanation of function and operation

1. 32-bit operation (DESUB and DESUBP)

Binary floating point data [(S2•)+1, (S2•)] is subtracted from binary floating point data [(S1•)+1, (S1•)], and the subtraction result in the binary floating point format is transferred to [(D•)+1, (D•)].




When a constant (K or H) is specified as [(S1•)+1, (S1•)] or [(S2•)+1, (S2•)], it is

Explanation of function and operation

1. 32-bit operation (DEMUL and DEMULP)

Binary floating point data [$S1 \cdot +1, S1 \cdot$] is multiplied by binary floating point data [$S2 \cdot +1, S2 \cdot$], and the multiplication result in the binary floating point format is transferred to [$D \cdot +1, D \cdot$].



When a constant (K or H) is specified as [$S1 \cdot +1, S1 \cdot$] or [$S2 \cdot +1, S2 \cdot$], it is automatically converted into binary floating point.



18.11 FNC123 – EDIV / Floating Point Division

Outline

This instruction executes division of two binary floating point.

- For program examples of floating point operations, refer to Section 12.10.
- For handling of floating point, refer to Subsection 5.1.3.
- For flag operations, refer to Subsection 6.5.2.

1. Instruction format

D	FNC 123	P	16-bit Instruction	Mnemonic	Operation Condition	32-bit Instruction	Mnemonic	Operation Condition
	EDIV			-	13 steps	DEDIV	Continuous Operation	
						DEDIVP	Pulse (Single) Operation	

2. Set data

Operand Type	Description	Data Type
$S1 \cdot$	Word device number storing binary floating point data used in division	Real number (binary) ^{*1}
$S2 \cdot$	Word device number storing binary floating point data used in division	
$D \cdot$	Data register number storing binary floating point data obtained by division	

*1. When a constant (K or H) is specified, it is automatically converted into binary floating point (real number) when the instruction is executed.

3. Applicable devices


Oper- and Type	Bit Devices							Word Devices										Others					
	System User							Digit Specification				System User			Special Unit	Index			Con- stant	Real Number	Charac- ter String	Pointer	
	X	Y	M	T	C	S	D□.b	KnX	KnY	KnM	KnS	T	C	D	R	U□\G□	V	Z	Modify	K	H	E	"□"
(S1•)														✓	✓	▲			✓	✓	✓		
(S2•)														✓	✓	▲			✓	✓	✓		
(D•)														✓	✓	▲			✓				

▲: This function is supported only in HCA8/HCA8CPLCs.

Explanation of function and operation

1. 32-bit operation (DEDIV and DESDIVP)

Binary floating point data [(S1•) +1, (S1•)] is divided by binary floating point data [(S2•) +1, (S2•)], and the division result in the binary floating point format is transferred to [(D•) +1, (D•)].



When a constant (K or H) is specified as [(S1•) +1, (S1•)] or [(S2•) +1, (S2•)], it is automatically converted into binary floating point.



18.12 FNC124 – EXP / Floating Point Exponent

Outline


This instruction executes exponential operation whose base is "e (2.71828)".

→ For handling of floating point, refer to Subsection 5.1.3.


1. Instruction format

16-bit Instruction		Mnemonic	Operation Condition	32-bit Instruction		Mnemonic	Operation Condition
(D)	FNC 124	EXP	(P)	9 steps	DEXP	Continuous Operation	(P)
					DEXPP	Pulse (Single) Operation	

2. Set data



Operation when "13" is specified in X020 to X027



Points

1) The operation result becomes less than "2¹²⁸" when the BCD value set in X020 to X027 is "88" or less because of "log_e2¹²⁸ = 88.7".

If a value "89" or more is set, an operation error occurs. To prevent this operation error, when a value more than "89" is set, M0 is set to ON so that the exponential operation is not executed.

2) Conversion from natural logarithm into common logarithm

In the CPU, operations are executed in natural logarithm.

For obtaining a value in common logarithm, specify a common logarithm value divided by "0.4342945" in [(S•) + 1, (S•)]

$$10^X = e^{\frac{X}{0.4342945}}$$

18.13 FNC125 – LOGE / Floating Point Natural Logarithm



Outline

This instruction executes the natural logarithm operation.

→ For handling of floating point, refer to Subsection 5.1.3.

1. Instruction format

16-bit Instruction			32-bit Instruction		
D	Mnemonic	Operation Condition	Mnemonic	Operation Condition	
D	FNC 125 LOGE	P	9 steps	DLOGE	Continuous Operation
				DLOGEP	Pulse (Single) Operation



18.14 FNC126 – LOG10 / Floating Point Common Logarithm

Outline

This instruction executes the common logarithm operation.

→ For handling of floating point, refer to Subsection 5.1.3.

1. Instruction format

16-bit Instruction			Mnemonic	Operation Condition	32-bit Instruction			Mnemonic	Operation Condition
D	FNC 126	P	LOG10	-	9 steps	DLOG10	Continuous Operation		
				-		DLOG10P	Pulse (Single) Operation		

2. Set data

Operand Type	Description	Data Type
(S)	Head device number storing binary floating point data used in the common logarithm operation	Real number (binary)
(D)	Head device number storing the operation result	

3. Applicable devices


Oper- and Type	Bit Devices							Word Devices										Others						
	System User							Digit Specification				System User				Special Unit	Index		Con- stant	Real Number	Charac- ter String	Pointer		
	X	Y	M	T	C	S	D□.b	KnX	KnY	KnM	KnS	T	C	D	R	U□\G□	V	Z	Modify	K	H	E	"□"	P
(S)														✓	✓	✓			✓			✓		
(D)														✓	✓	✓			✓					

Explanation of function and operation

1. 32-bit operation (DLOG10 and DLOG10P)

Common logarithm [logarithm whose base is "10"] of $[(S) + 1, (S)]$ is calculated, and the

operation result is stored to [**D•** +1, **D•**]. A real number can be directly specified as **S•** .



- Only a positive value can be set in [**S•** +1, **S•**]. (The common logarithm operation cannot be executed for a negative value.)



Errors

An operation error occurs in the following cases; The error flag M8067 turns ON, and the error code is stored in D8067.

- When a negative value is specified in **S•** (error code: K6706)
- When "0" is specified in **S•** (error code: K6706)

Program example

In the program example shown below, common logarithm of "15" set in D50 is calculated, and stored to D30 and D31 when X000 turns ON.




18.15 FNC127 – ESQR / Floating Point Square Root

Outline

This instruction obtains the square root of binary floating point.

→ For handling of floating point, refer to Subsection 5.1.3.

1. Instruction format



2. Set data

Operand Type	Description	Data Type
(S•)	Word device number storing binary floating point data whose square root is calculated	Real number (binary) ^{*1}
(D•)	Data register number storing the square root of binary floating point data	

*1. When a constant (K or H) is specified, it is automatically converted into binary floating point (real number) when the instruction is executed.

3. Applicable devices


Oper- and Type	Bit Devices							Word Devices							Others								
	System User							Digit Specification				System User			Special Unit	Index			Con- stant	Real Number	Charac- ter String	Pointer	
	X	Y	M	T	C	S	D□.b	KnX	KnY	KnM	KnS	T	C	D	R	U□\G□	V	Z	Modify	K	H	E	"□"
(S•)														✓	✓	▲			✓	✓	✓		
(D•)														✓	✓	▲			✓				

▲: This function is supported only in HCA8/HCA8CPLCs

Explanation of function and operation

1. 32-bit operation (DESQR and DESQRP)

The square root of $[(S•) + 1, (S•)]$ is calculated (in the binary floating point operation), and the result is transferred to $[(D•) + 1, (D•)]$



Related device

→ For the zero flag use method, refer to Subsection 6.5.2

Device	Name	Description
M8020	Zero flag	Turns ON when the operation result is true "0".

Error

The contents of $[(S•) + 1, (S•)]$ are valid only when a positive value is set. When a negative value is set, the operation error flag M8067 turns ON, and the instruction is not executed.

18.17 FNC129 – INT / Floating Point to Integer Conversion

Outline

This instruction converts binary floating point data into a binary integer which is a normal data format inside PLCs (binary floating point → binary integer).

- For program examples of floating point operations, refer to Section 12.10.
- For handling of floating point, refer to Subsection 5.1.3.

1. Instruction format

FNC 129		16-bit Instruction		Mnemonic	Operation Condition	32-bit Instruction		Mnemonic	Operation Condition
D	INT	P	5 steps	INT		9 steps	DINT		Continuous Operation
				INTP			DINTP		Pulse (Single) Operation

2. Set data

Operand Type	Description	Data Type
(S•)	Data register number storing binary floating point data to be converted into a binary integer	Real number (binary)
(D•)	Data register number storing a converted binary integer	16- or 32-bit binary

3. Applicable devices

Oper- and Type	Bit Devices							Word Devices										Others						
	System User							Digit Specification				System User			Special Unit	Index			Con- stant	Real Number	Charac- ter String	Pointer		
	X	Y	M	T	C	S	D□.b	KnX	KnY	KnM	KnS	T	C	D	R	U□\G□	V	Z	Modify	K	H	E	"□"	P
(S•)													✓	✓	▲			✓						
(D•)													✓	✓	▲			✓						


▲: This function is supported only in HCA8/HCA8CPLCs

Explanation of function and operation

1. 16-bit operation (INT and INTP)

Binary floating point stored in [(S•) +1, (S•)] is converted into a binary integer, and

transferred to (D•)



(S•) +1, (S•) → (D•)
 Binary floating point → 16-bit binary integer
 The decimal part is cut.

Instruction for inverse conversion



The inverse conversion is executed by FLT (FNC 49) instruction.

- For FLT (FNC 49) instruction, refer to Section 12.10.

2. 32-bit operation (DINT and DINTP)

Binary floating point stored in [(S•) +1, (S•)] is converted into a binary integer, and

transferred to [$(D \cdot) + 1$, $(D \cdot)$].



Instruction for inverse conversion

The inverse conversion is executed by DFLT (FNC 49) instruction.

→ For FLT (FNC 49) instruction, refer to Section 12.10.

Related devices

→ For the methods of zero, borrow and carry flags, refer to Subsection 6.5.2

Device	Name	Description
M8020	Zero flag	Turns ON when the operation result is 0
M8021	Borrow flag	Turns ON when the conversion result is cut in the decimal part.
M8022	Carry flag	Turns ON when the operation result is outside the range from -32768 to 32767 (in 16-bit operation) or from -2,147,483,648 to 2,147,483,647 (in 32-bit operation) and overflow occurs. (The operation result is not reflected.)

Caution

1. Caution in the operation
 - Values after the decimal point are rounded


18.18 FNC130 – SIN / Floating Point Sine

Outline

This instruction obtains the sine value of an angle (in radians).

→ For handling of floating point, refer to Subsection 5.1.3.

1. Instruction format





2. Set data

Operand Type	Description	Data Type
$(S \cdot)$	Device number storing an angle (in radians) in binary floating point	Real number (binary)
$(D \cdot)$	Device number storing the sine value in binary floating point	

3. Applicable devices

1. Instruction format

D	FNC 131	P	16-bit Instruction	Mnemonic	Operation Condition	32-bit Instruction	Mnemonic	Operation Condition
	COS			-	9 steps	DCOS		Continuous Operation
						DCOSP		Pulse (Single) Operation

2. Set data

Operand Type	Description	Data Type
(S•)	Device number storing an angle (in radians) in binary floating point	Real number (binary)
(D•)	Device number storing the cosine value in binary floating point	

3. Applicable devices


Oper- and Type	Bit Devices							Word Devices										Others							
	System User							Digit Specification				System User				Special Unit		Index				Con- stant	Real Number	Charac- ter String	Pointer
	X	Y	M	T	C	S	D□.b	KnX	KnY	KnM	KnS	T	C	D	R	U□\V□	V	Z	Modify	K	H	E	"□"	P	
(S•)													✓	✓	✓			✓				✓			
(D•)													✓	✓	✓			✓							

Explanation of function and operation

1. 32-bit operation (DCOS and DCOSP)

A value of angle (binary floating point) specified in [(S•)+1, (S•)] is converted into the cosine

value, and transferred to [(D•)+1, (D•)]



18.20 FNC132 – TAN / Floating Point Tangent

Outline

This instruction obtains the tangent value of an angle (in radians).

→ For handling of floating point, refer to Subsection 5.1.3.

1. Instruction format

D	FNC 132		P	16-bit Instruction	Mnemonic	Operation Condition	32-bit Instruction	Mnemonic	Operation Condition
	TAN						9 steps	DTAN	Continuous Operation
					-		DTANP	Pulse (Single) Operation	

2. Set data

Operand Type	Description	Data Type
(S•)	Device number storing an angle (in radians) in binary floating point	Real number (binary)
(D•)	Device number storing the tangent value in binary floating point	


3. Applicable devices

Oper- and Type	Bit Devices							Word Devices							Others									
	System User							Digit Specification				System User			Special Unit	Index			Con-stant	Real Number	Charac-ter String	Pointer		
	X	Y	M	T	C	S	D□.b	KnX	KnY	KnM	KnS	T	C	D	R	U□V□□	V	Z	Modify	K	H	E	"□"	P
(S•)														✓	✓	✓			✓			✓		
(D•)														✓	✓	✓			✓					

Explanation of function and operation

1. 32-bit operation (DTAN and DTANP)

A value of angle (binary floating point) specified in [(S•)+1, (S•)] is converted into the tangent value, and transferred to [(D•)+1, (D•)]



18.21 FNC133 – ASIN / Floating Point Arc Sine

Outline

This instruction executes the SIN^{-1} (arc sine) operation.

→ For handling of floating point, refer to Subsection 5.1.3.

1. Instruction format

D	FNC 133		P	16-bit Instruction	Mnemonic	Operation Condition	32-bit Instruction	Mnemonic	Operation Condition
	ASIN						9 steps	DASIN	Continuous Operation
					-		DASINP	Pulse (Single) Operation	

2. Set data

Operand Type	Description	Data Type
(S•)	Head device number storing a sine value used in the SIN ⁻¹ (arc sine) operation.	Real number (binary)
(D•)	Head device number storing the operation result	


3. Applicable devices

Oper- and Type	Bit Devices							Word Devices							Others									
	System User							Digit Specification				System User			Special Unit	Index		Con- stant	Real Number	Charac- ter String	Pointer			
	X	Y	M	T	C	S	D□.b	KnX	KnY	KnM	KnS	T	C	D	R	U□\G□	V	Z	Modify	K	H	E	"□"	P
(S•)																								
(D•)																								

Explanation of function and operation

1. 32-bit operation (DASIN and DASINP)

An angle is obtained from the sine value stored in [(S•)+1, (S•)], and stored to [(D•)+1, (D•)]. A real number can be directly specified as (S•).



- The sine value stored in [(S•)+1, (S•)] can be set within the range from -1.0 to +1.0.
- The angle (operation result) stored in [(D•)+1, (D•)] is expressed in radians (from -π/2 to π/2).

For conversion between radians and degrees, refer to RAD (FNC136) and DEG (FNC137) instructions.

- For RAD (FNC136) instruction, refer to Section 18.24.
- For DEG (FNC137) instruction, refer to Section 18.25.


Error

An operation error is caused in the following case; The error flag M8067 turns ON, and the error code is stored in D8067.


- When a value specified in **(S)** is outside the range from -1.0 to +1.0 (error code: K6706)

Program example

In the program example shown below, the SIN^{-1} value of data (binary floating point) stored in D0 and D1 is calculated, and the angle is output in 4-digit BCD to Y040 to Y057 when X000 turns ON.



Operation when "0.5" is stored in D0 and D1



18.22 FNC134 – ACOS / Floating Point Arc Cosine

Outline

This instruction executes the COS^{-1} (arc cosine) operation.


→ For handling of floating point, refer to Subsection 5.1.3.

1. Instruction format


16-bit Instruction		Mnemonic	Operation Condition	32-bit Instruction		Mnemonic	Operation Condition
D	FNC 134 ACOS	P	-	9 steps	DACOS		Continuous Operation
			-		DACOSP		Pulse (Single) Operation

Program example

In the program example shown below, the COS^{-1} value of data (binary floating point) stored in D0 and D1 is calculated, and the angle is output in 4-digit BCD to Y040 to Y057 when X000 turns ON



Operation when "0.5" is stored in D0 and D1



18.23 FNC135 – ATAN / Floating Point Arc Tangent

Outline


This instruction executes the TAN^{-1} (arc tangent) operation.

→ For handling of floating point, refer to Subsection 5.1.3.

1. Instruction format

16-bit Instruction		Mnemonic	Operation Condition	32-bit Instruction		Mnemonic	Operation Condition
D	FNC 135 ATAN	P	-	9 steps	DATAN		Continuous Operation
			-		DATANP		Pulse (Single) Operation

2. Set data




The angle (in radians) is calculated by the TAN⁻¹ operation ([1]).

The value in radians is converted into the value in degrees ([2]).

The angle expressed in binary floating point (real number) is converted into an integer (binary) ([3]).

The angle expressed in integer (binary) is output to the display unit ([4]).

Operation when "1" is stored in D0 and D1



18.24 FNC136 – RAD / Floating Point Degrees to Radians Conversion

Outline

This instruction converts a value in degrees into a value in radians.

→ For handling of floating point, refer to Subsection 5.1.3.

1. Instruction format

16-bit Instruction		Mnemonic	Operation Condition	32-bit Instruction		Mnemonic	Operation Condition	
D	FNC 136	RAD	P	9 steps	DRAD	Continuous Operation	DRADP	Pulse (Single) Operation

2. Set data

Operand Type	Description	Data Type
(S)	Head device number storing a value in degrees to be converted into a value in radians	Real number (binary)
(D)	Head device number storing a value in radians acquired by conversion	


3. Applicable devices

Oper- and Type	Bit Devices							Word Devices										Others							
	System User							Digit Specification				System User			Special Unit		Index			Con- stant		Real Number	Charac- ter String	Pointer	
	X	Y	M	T	C	S	D□.b	KnX	KnY	KnM	KnS	T	C	D	R	U□\G□	V	Z	Modify	K	H	E	"□"	P	
(S°)														✓	✓	✓			✓					✓	
(D°)														✓	✓	✓			✓						

Explanation of function and operation

1. 32-bit operation (DRAD and DRADP)

The unit of [(S°)+1, (S°)] is converted from degrees into radians, and the operation result is stored to [(D°)+1, (D°)]. A real number can be directly specified as (S°)




- The conversion from degrees into radians is executed as follows:


$$\text{Radians} = \text{Degrees} \times \frac{\pi}{180}$$


Program example

In the program example shown below, a 4-digit BCD value set in degrees in X020 to X037 is converted into a binary floating point value in radians, and stored to D20 and D21 when X000 turns ON.




Operation when "120" is specified in X020 to X037












Operation when "1.435792" is specified in D20 and D21



19. Data Operation 2 – FNC140 to FNC149

FNC140 to FNC149 provide instructions for executing complicated processing for fundamental applied instructions and for executing special processing.

FNC No.	Mnemonic	Symbol	Function	Reference
140	WSUM		Sum of Word Data	Section 19.1
141	WTOB		WORD to BYTE	Section 19.2
142	BTOW		BYTE to WORD	Section 19.3
143	UNI		4-bit Linking of Word Data	Section 19.4
144	DIS		4-bit Grouping of Word Data	Section 19.5
145	-			
146	-			
147	SWAP		Byte Swap	Section 19.6
148	-			
149	SORT2		Sort Tabulated Data 2	Section 19.7

19.1 FNC140 – WSUM / Sum of Word Data





Outline

This instruction calculates the sum of consecutive 16-bit or 32-bit data.

When calculating the addition data (sum value) in units of byte (8 bits), use the CCD (FNC 84) instruction.

→ For CCD (FNC 84) instruction, refer to Section 16.5.

1. Instruction format

FNC 140		16-bit Instruction		Mnemonic	Operation Condition	32-bit Instruction		Mnemonic	Operation Condition
D	WSUM	P	7 steps	WSUM	 Continuous Operation	13 steps	DWSUM	 Continuous Operation	
				WSUMP	 Pulse (Single) Operation		DWSUMP	 Pulse (Single) Operation	

2. Set data

Operand type	Description	Data type
(S•)	Head device number storing data whose sum is calculated	16- or 32-bit binary
(D•)	Head device number storing sum	32- or 64-bit binary
n	Number of data (0 < n)	16- or 32-bit binary


3. Applicable devices

Oper- and Type	Bit Devices							Word Devices										Others						
	System User							Digit Specification				System User				Special Unit		Index		Con- stant	Real Number	Charac- ter String	Pointer	
	X	Y	M	T	C	S	D□.b	KnX	KnY	KnM	KnS	T	C	D	R	U□\G□	V	Z	Modify	K	H	E	"□"	P
(S•)												✓	✓	✓	✓	✓								
(D•)												✓	✓	✓	✓	✓								
n														✓	✓					✓	✓			

Explanation of function and operation


1. 16-bit operation (WSUM and WSUMP)

The sum of "n" 16-bit data starting from (S•) is stored as 32-bit data in [(D•)+1, (D•)].



2. 32-bit operation (DWSUM and DWSUMP)

The sum of "n" 32-bit data starting from [(S) +1, (S)] is stored as 64-bit data in [(D) +3, (D) +2, (D) +1, (D)]



Related instruction

Instruction	Description
CCD (FNC 84)	Check code Calculates the sum of 16-bit data in units of byte (8 bits) and the horizontal parity.

Caution

In the 32-bit operation, the acquired sum is 64-bit data. HCA8and HCA8CPLCs cannot handle 64-bit data.

When the sum is within the numeric range of 32-bit data (K-2,147,483,648 to K2,147,483,647), however, HCA8and HCA8CPLCs can handle the low-order 32 bits of 32-bit data as the sum while ignoring the high order 32 bits.

Errors


An operation error is caused in the following cases; The error flag M8067 turns ON, and the error code is stored in D8067.

- When "n" points starting from (S) are outside the specified device range (error code: K6706)
- When "n" is smaller than or equivalent to "0" (error code: K6706)

- When **(D•)** are outside the specified device range. (error code: K6706)

Program example

In the program shown below, the sum of 16-bit data stored in D10 to D14 is stored in [D101, D100].



19.2 FNC141 – WTOB / WORD to BYTE

Outline

This instruction separates consecutive 16-bit data in byte units (8 bits).

1. Instruction format

FNC 141		16-bit Instruction		Mnemonic	Operation Condition	32-bit Instruction		Mnemonic	Operation Condition
...	WTOB	P	7 steps	WTOB		Continuous Operation		-	
				WTOBP		Pulse (Single) Operation		-	

2. Set data

Operand type	Description	Data type
(S•)	Head device number storing data to be separated in byte units	16-bit binary
(D•)	Head device number storing result of separation in byte units	
n	Number of byte data to be separated (0 ≤ n)	


3. Applicable devices

Oper- and Type	Bit Devices							Word Devices							Others									
	System User							Digit Specification				System User			Special Unit	Index		Con-stant	Real Number	Charac-ter String	Pointer			
	X	Y	M	T	C	S	D□.b	KnX	KnY	KnM	KnS	T	C	D	R	U□\G□	V	Z	Modify	K	H	E	"□"	P
(S•)												✓	✓	✓	✓				✓					
(D•)												✓	✓	✓	✓				✓					
n													✓	✓					✓	✓				

Explanation of function and operation


1. 16-bit operation (WTOB and WTOBP)

- "n/2" 16-bit data stored in **(S•)** and later is separated into "n" bytes, and stored in "n" devices starting from **(D•)** as shown below



- 2) "00H" is stored in the high-order byte (8 bits) of each device ((D)) and later) storing the separated byte data.
- 3) When "n" is an odd number, only the low-order byte (8 bits) of the final separation source device is regarded as the target data as shown in the figure below.

For example, when "n" is "5", the data from ((S)) to the low-order byte (8 bits) of ((S)) +2 is stored in ((D)) to ((D)) +4




- 4) When "n" is "0", WTOB instruction is not executed.

Related instruction

Instruction	Description
BTOW (FNC142)	Combines the low-order 8 bits (low-order byte) of consecutive 16-bit data.

Caution

Devices storing the separation source data can overlap devices storing the separated data. When "n" is an odd number, however, the high-order byte (8 bits) of the final separation source device is overwritten and erased.



Errors

An operation error is caused in the following cases; The error flag M8067 turns ON, and the error code is stored in D8067.


- When the separation source devices $(S\bullet)$ to $(S\bullet) + n/2$ are outside the specified device range (error code: K6706)

When "n" is an odd number, the number of a rounded up value decides the number of devices. (error code: K6706)

- When the separated data destination devices $(D\bullet)$ to $(D\bullet) + n - 1$ are outside the specified device range (error code: K6706)

Program example

In the program shown below, the data stored in D10 to D12 is separated in byte units, and stored in D20 to D25.



19.3 FNC142 – BTOW / BYTE to WORD

Outline

This instruction combines the low-order 8 bits (low-order byte) of consecutive 16-bit data.

1. Instruction format

<table border="1"> <tr> <td>FNC 142</td> <td></td> </tr> <tr> <td>BTOW</td> <td>P</td> </tr> </table>	FNC 142		BTOW	P	<table border="1"> <tr> <th>16-bit Instruction</th> <th>Mnemonic</th> <th>Operation Condition</th> </tr> <tr> <td rowspan="2">7 steps</td> <td>BTOW</td> <td> Continuous Operation</td> </tr> <tr> <td>BTOWP</td> <td> Pulse (Single) Operation</td> </tr> </table>	16-bit Instruction	Mnemonic	Operation Condition	7 steps	BTOW	Continuous Operation	BTOWP	Pulse (Single) Operation	<table border="1"> <tr> <th>32-bit Instruction</th> <th>Mnemonic</th> <th>Operation Condition</th> </tr> <tr> <td></td> <td>-</td> <td></td> </tr> <tr> <td></td> <td>-</td> <td></td> </tr> </table>	32-bit Instruction	Mnemonic	Operation Condition		-			-	
	FNC 142																						
BTOW	P																						
16-bit Instruction	Mnemonic	Operation Condition																					
7 steps	BTOW	Continuous Operation																					
	BTOWP	Pulse (Single) Operation																					
32-bit Instruction	Mnemonic	Operation Condition																					
	-																						
	-																						

2. Set data

Operand type	Description	Data type
$(S\bullet)$	Head device number storing data to be combined in byte units	16-bit binary
$(D\bullet)$	Head device number storing data acquired by combination in byte units	
n	Number of byte data to be combined ($0 \leq n$)	


3. Applicable devices

Oper- and Type	Bit Devices							Word Devices							Others										
	System User							Digit Specification				System User			Special Unit	Index		Con- stant	Real Number	Charac- ter String	Pointer				
	X	Y	M	T	C	S	D□□.b	KnX	KnY	KnM	KnS	T	C	D	R	U□□G□□	V	Z	Modify	K	H	E	"□"	P	
(S•)												✓	✓	✓	✓				✓						
(D•)												✓	✓	✓	✓				✓						
n													✓	✓					✓	✓					

Explanation of function and operation

1. 16-bit operation (BTOW and BTOWP)


1) The low-order byte (8 bits) of "n" 16-bit data starting from (S•) is combined, and stored in "n/2" devices starting from (D•) as shown below.



2) The high-order byte (8 bits) of each combination source 16-bit data ((S•) and later) is ignored.

3) When "n" is an odd number, "00H" is stored in the high-order byte (8 bits) of the final one among the combination result destination devices as shown below.

For example, when "n" is "5", the low-order byte (8 bits) of (S•) to (S•) +4 is stored in (D•) to (D•)+2, and "00H" is stored in the high-order byte (8 bits) of (D•) +2.



4) When "n" is "0", the BTOW instruction is not executed.

Related instruction


Instruction	Description
WTOB (FNC141)	Separates consecutive 16-bit data in byte units (8 bits).

Caution

Devices storing the combination source data may be equivalent to devices storing the combined data.

After combination, however, the high-order byte (8 bits) of the combination source data stored in

the devices used for the combination destination data is erased and overwritten with the data acquired by combining the high-order byte (8 bits).



Errors

An operation error is caused in the following cases; The error flag M8067 turns ON, and the error code is stored in D8067.

- When the combination source devices (S₁) to (S_n) +n-1 are outside the specified device range (error code: K6706)
- When the combined data destination devices (D₁) to (D_n) +n/2 are outside the specified device range (error code: K6706)


(error code: K6706)

When "n" is an odd number, the number of a rounded up value decides the number of devices.

(error code: K6706)

Program example

In the program shown below, the low-order byte (8 bits) data stored in D20 to D25 is combined, and stored in D10 to D12.



19.4 FNC143 – UNI / 4-bit Linking of Word Data

Outline

This instruction combines the low-order 4 bits of consecutive 16-bit data.

1. Instruction format

16-bit Instruction			Mnemonic	Operation Condition	32-bit Instruction		
FNC 143	UNI	P	7 steps	UNI		Continuous Operation	
				UNIP		Pulse (Single) Operation	

2. Set data

Operand type	Description	Data type
(S•)	Head device number storing data to be combined	16-bit binary
(D•)	Device number storing combined data	
n	Number of data to be combined (0 to 4, When "n" is "0", UNI instruction is not executed.)	

3. Applicable devices


Oper- and Type	Bit Devices								Word Devices							Others								
	System User								Digit Specification				System User			Special Unit	Index		Con-stant	Real Number	Charac-ter String	Pointer		
	X	Y	M	T	C	S	D□.b		KnX	KnY	KnM	KnS	T	C	D	R	U□IG□	V	Z	Modify	K	H	E	"□"
(S•)												✓	✓	✓	✓				✓					
(D•)												✓	✓	✓	✓				✓					
n														✓	✓					✓	✓			

Explanation of function and operation

1. 16-bit operation (UNI/UNIP)

1) The low-order 4 bits of "n" 16-bit data starting from (S•) are combined, and stored in (D•)

as shown below.




2) Specify a number 1 to 4 in "n".

In the case of "n = 0", UNI instruction is not executed.

3) In the case of "1 ≤ n ≤ 3", the high-order {4 × (4-n)} bits of **D•** are set to "0".

For example, when "n" is "3", the low-order 4 bits of **S•** to **S•** +2 are stored in b0 to b11 of **D•**, and the high-order 4 bits of **D•** are set to "0".



Related instruction

Instruction	Description
DIS (FNC144)	Separates 16-bit data in 4-bit units.



Errors

An operation error occurs in the following cases; The error flag M8067 turns ON, and the error code is stored in D8067.

- When **S•** to **S•** +n are outside the specified device range (error code: K6706)
- When "n" is outside the range from "0 to 4" (error code: K6706)

Program example

In the program below, the low-order 4 bits of D0 to D2 are combined and stored in D10 when X000 turns ON



19.5 FNC144 – DIS / 4-bit Grouping of Word Data

Outline

This instruction separates 16-bit data into 4 bit units.

1. Instruction format

FNC 144 DIS		16-bit Instruction		Mnemonic	Operation Condition	32-bit Instruction		Mnemonic	Operation Condition
	P	7 steps	DIS		Continuous Operation			-	
			DISP		Pulse (Single) Operation			-	

2. Set data

Operand type	Description	Data type
(S•)	Device number storing data to be separated	16-bit binary
(D•)	Head device number storing separated data	
n	Number of data to be separated (0 to 4) (When "n" is "0", DIS instruction is not executed.)	


3. Applicable devices

Oper- and Type	Bit Devices					Word Devices										Others								
	System User					Digit Specification				System User				Special Unit	Index		Con- stant	Real Number	Charac- ter String	Pointer				
	X	Y	M	T	C	S	D□.b	KnX	KnY	KnM	KnS	T	C	D	R	U□\G□	V	Z	Modify	K	H	E	"□"	P
(S•)												✓	✓	✓	✓				✓					
(D•)												✓	✓	✓	✓				✓					
n														✓	✓					✓	✓			

Explanation of function and operation

1. 16-bit operation (DIS and DISP)

1) 16-bit data stored in (S•) is separated in 4-bit units, and stored in (D•) as shown below.



2) Specify a number 1 to 4 in "n".

In the case of "n = 0", DIS instruction is not executed.

3) High-order 12 bits of "n" devices starting from (D•) are set to "0".

Related instruction

Instruction	Description
UNI (FNC143)	Combines low-order 4 bits of 16-bit data.


Errors

An operation error occurs in the following cases; The error flag M8067 turns ON, and the error code is stored in D8067.

- When (D•) to (D•) +n are outside the specified device range (error code: K6706)
- When "n" is outside the range from "0 to 4" (error code: K6706)

Program example

In the program below, D0 is separated into 4 bit units and stored in D10 to D13 when X000 turns ON.



19.6 FNC147 – SWAP / Byte Swap

Outline

This instruction swaps the high-order 8 bits and low-order 8 bits of a word device.

1. Instruction format

16-bit Instruction		Mnemonic	Operation Condition	32-bit Instruction		Mnemonic	Operation Condition
D	FNC 147 SWAP	P	3 steps	SWAP	Continuous Operation	DSWAP	Continuous Operation
				SWAPP	Pulse (Single) Operation	DSWAPP	Pulse (Single) Operation

2. Set data

Operand type	Description	Data type
(S•)	Word device whose high-order 8 bits and low-order 8 bits are swapped for each other	16- or 32-bit binary


3. Applicable devices

Oper- and Type	Bit Devices						Word Devices								Others									
	System User						Digit Specification				System User				Special Unit	Index			Con- stant	Real Number	Charac- ter String	Pointer		
	X	Y	M	T	C	S	D□.b	KnX	KnY	KnM	KnS	T	C	D	R	U□\G□	V	Z	Modify	K	H	E	"□"	P
(S•)								✓	✓	✓		✓	✓	✓	✓	✓	✓	✓	✓					

Explanation of function and operation


1. 16-bit operation (SWAP and SWAPP)

High-order 8 bits and low-order 8 bits are swapped for each other.



2. 32-bit operation (DSWAP and DSWAPP)

High-order 8 bits and low-order 8 bits are swapped for each other in each word device.



Caution

- When the continuous operation type instruction is used, swapping is executed in each operation cycle.

This instruction works in the same way as the extension function of the XCH (FNC 17) instruction.

19.7 FNC149 – SORT2 / Sort Tabulated Data 2

Outline

This instruction sorts a data table consisting of data (lines) and group data (columns) based on a specified group data (column) sorted by line in either ascending or descending order. This instruction stores the data (lines) in serial devices facilitating the addition of data (lines).

On the other hand, the SORT (FNC 69) instruction stores the group data (columns) in serial devices, and sorts a table in ascending order only.

→ For SORT (FNC 69) instruction, refer to Section 14.10.

1. Instruction format

	FNC 149	16-bit Instruction	Mnemonic	Operation Condition	32-bit Instruction	Mnemonic	Operation Condition
D	SORT2	11 steps	SORT	Continuous Operation	21 steps	DSORT2	Continuous Operation

2. Set data

Operand type	Description	Data type
(S)	Head device number storing the data table [which occupies m1 × m2 points]	16- or 32-bit binary
m1	Number of data (lines) [1 to 32]	
m2	Number of group data (columns) [1 to 6]	
(D)	Head device number storing the operation result [which occupies m1 × m2 points]	
n	Column number of group data (column) used as the basis of sorting [1 to m2]	

3. Applicable devices

Oper- and Type	Bit Devices							Word Devices										Others								
	System User							Digit Specification				System User				Special Unit		Index				Con- stant		Real Number	Charac- ter String	Pointer
	X	Y	M	T	C	S	D□.b	KnX	KnY	KnM	KnS	T	C	D	R	U□\G□	V	Z	Modify	K	H	E	"□"	P		
(S)													✓	✓												
m1													✓	✓					✓	✓						
m2																			✓	✓						
(D)													✓	✓												
n													✓	✓					✓	✓						

Explanation of function and operation

1. 16-bit operation (SORT2)

In the data table (sorting source) having (m1 x m2) points from (S), data lines are sorted in the ascending or descending order based on the group data in column No. "n", and the result is stored in the data table(occupying m1 x m2 points) from (D).



The data table configuration is explained in an example in which the sorting source data table has 3 lines and 4 columns (m1 = K3, m2 = K4). For the sorting result data table, understand (S) as (D).

Column No.	Number of groups (m2 = K4)				
	1	2	3	4	
Line No.	Control number	Height	Weight	Age	
Number of data (m1 = 3)	1	(S)	(S) +1	(S) +2	(S) +3
	2	(S) +4	(S) +5	(S) +6	(S) +7
	3	(S) +8	(S) +9	(S) +10	(S) +11

- Set the sorting order by setting M8165 to ON or OFF.


	Sorting order
M8165=ON	Descending order
M8165=OFF	Ascending order

- When the command input turns ON, data sorting is started. Data sorting is completed after "m1" scans, and the instruction execution complete flag M8029 is set to ON.

→ For the instruction execution complete flag use method, refer to Subsection 6.5.2

2. 32-bit operation (DSORT2)

In the data table (sorting source) having (m1 x m2) points from [(S) +1, (S)], data lines are sorted in the ascending or descending order based on the group data in the column No. "n", and the result is stored in the data table (sorting result) having (m1 x m2) points from [(D) +1, (D)].



The data table configuration is explained in an example in which the sorting source data table has 3 lines and 4 columns (m1 = K3, m2 = K4). For the sorting result data table, understand (S) as (D)

Column No.	Number of groups (m2 = K4)				
	1	2	3	4	
Line No.	Control number	Height	Weight	Age	
Number of data (m1 = 3)	1	[(S) +1, (S)]	[(S) +3, (S) +2]	[(S) +5, (S) +4]	[(S) +7, (S) +6]
	2	[(S) +9, (S) +8]	[(S) +11, (S) +10]	[(S) +13, (S) +12]	[(S) +15, (S) +14]
	3	[(S) +17, (S) +16]	[(S) +19, (S) +18]	[(S) +21, (S) +20]	[(S) +23, (S) +22]

- Set the sorting order by setting M8165 to ON or OFF.

	Sorting order
M8165=ON	Descending order
M8165=OFF	Ascending order

- When a data register D or extension register (R) is used for "m1", the data length is 32 bits. For example, when "m1" is specified in D0, "m1" is 32-bit data stored in [D1, D0].
- When the command input turns ON, data sorting is started. Data sorting is completed after "m1" scans, and the instruction execution complete flag M8029 is set to ON.
 - For the instruction execution complete flag use method, refer to Subsection 6.5.2.

3. Operation examples

When the instruction is executed with "n = K2 (column No. 2)" and "n = K3 (column No. 3)" for the following sorting source data, the operations shown below result.

The operation examples below indicate 16-bit operations. In the case of 32-bit operation, construct the data table with 32-bit binary data.

It is recommended to put a serial number such as a control number in the first column so that the original line number can be estimated based on the contents.

Sorting source data

Column No.		Number of groups (m2 = K4)			
		1	2	3	4
Line No.		Control number	Height	Weight	Age
Number of data (m1 = 5)	1	(S)	(S) +1	(S) +2	(S) +3
		1	150	45	20
	2	(S) +4	(S) +5	(S) +6	(S) +7
		2	180	50	40
	3	(S) +8	(S) +9	(S) +10	(S) +11
		3	160	70	30
	4	(S) +12	(S) +13	(S) +14	(S) +15
		4	100	20	8
	5	(S) +16	(S) +17	(S) +18	(S) +19
		5	150	50	45

1) Sorting result when the instruction is executed with "n = K2 (column No. 2)"
(in the case of ascending order)

Column No.		1	2	3	4
Line No.		Control number	Height	Weight	Age
1	(D)	(D) +1	(D) +2	(D) +3	
	4	100	20	8	
2	(D) +4	(D) +5	(D) +6	(D) +7	
	1	150	45	20	
3	(D) +8	(D) +9	(D) +10	(D) +11	
	5	150	50	45	
4	(D) +12	(D) +13	(D) +14	(D) +15	
	3	160	70	30	
5	(D) +16	(D) +17	(D) +18	(D) +19	
	2	180	50	40	

2) Sorting result when the instruction is executed with "n = K3 (column No. 3)"
(in the case of descending order)

Column No.	1	2	3	4
Line No.	Control number	Height	Weight	Age
1	(D)	(D) +1	(D) +2	(D) +3
	3	160	70	30
2	(D) +4	(D) +5	(D) +6	(D) +7
	2	180	50	40
3	(D) +8	(D) +9	(D) +10	(D) +11
	5	150	50	45
4	(D) +12	(D) +13	(D) +14	(D) +15
	1	150	45	20
5	(D) +16	(D) +17	(D) +18	(D) +19
	4	100	20	8

Related devices

→ For the instruction execution complete flag use method, refer to Subsection 6.5.2.

Device	Name	Description
M8029	Instruction execution complete	Turns ON when data sorting is completed.
M8165	Descending order	Sorts data in the descending order when set to ON. Sorts data in the ascending order when set to OFF.

Related instruction

Instruction	Description
SORT (FNC 69)	Sort tabulated data This instruction sorts a data table consisting of data (lines) and group data (columns) based on a specified group data (column) sorted by line in ascending order. This instruction stores the group data (columns) in serial devices.


Cautions

- Do not change the contents of operands and data during operation.
- To execute SORT2 instruction again, set the command input to OFF once, then ON again.
- Limitation in number of SORT2 instructions
Up to two SORT2 instructions can be simultaneously driven in a program.
- Writing during RUN is disabled for a circuit block including SORT2 instruction.
- When the same device is specified in (S) and (D)

The source data is overwritten with the data acquired by sorting.

Pay close attention not to change the contents of (S) until execution of SORT2 instruction is completed.









- Ensure that the sorted data does not overlap with the source data.



20. Positioning Control – FNC150 to FNC159

FNC150 to FNC159 provide positioning instructions using the built-in pulse output function of the PLC.

→ For details, refer to the Positioning Control Edition manual.

FNC No.	Mnemonic	Symbol	Function	Reference
150	DSZR		DOG Search Zero Return	Section 20.1
151	DVIT		Interrupt Positioning	Section 20.2
152	TBL		Batch Data Positioning Mode	Section 20.3
153	-			-
154	-			-
155	ABS		Absolute Current Value Read	Section 20.4
156	ZRN		Zero Return	Section 20.5
157	PLSV		Variable Speed Pulse Output	Section 20.6
158	DRVI		Drive to Increment	Section 20.7
159	DRVA		Drive to Absolute	Section 20.8

Caution on writing during RUN

During RUN, avoid writing while any positioning control instruction (FNC150, FNC151, or FNC156 to FNC159) is executed (that is, while pulses are output).

If program write is executed during RUN to a circuit block including a target instruction below while pulses are being output, the PLC executes the operation shown below.

Target instruction	PLC operation when writing executed during RUN while instruction is executed	
DSZR (FNC150)	Decelerates and stops pulse output.	
DVIT (FNC151)		
TBL (FNC152)	Disables writing during RUN.	
ZRN (FNC156)	Decelerates and stops pulse output.	
PLSV (FNC157)	During operation with acceleration/deceleration*1	Decelerates and stops pulse output.
	During operation without acceleration/deceleration	Immediately stops pulse output.
DRVI (FNC158) DRVA (FNC159)	Decelerates and stops pulse output.	

*1. Only available for HCA8/HCA8CPLC Ver.2.20 or later.

20.1 FNC150 – DSZR / Dog Search Zero Return

Outline

This instruction executes a zero return, and aligns the mechanical position with a present value

register inside the PLC.

In addition, this instruction enables the following functions not supported by the ZRN (FNC156) instruction:

- DOG search function
- Zero return by the near-point (dog) signal and zero-phase signal

It is not possible, however, to count the zero-phase signal and then determine the zero point.

- For explanation of the instruction, refer to the Positioning Control Edition manual.
- For cautions on using special high speed output adapters, refer to the Positioning Control Edition manual.

1. Instruction format

FNC 150 DSZR	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <th style="background-color: #e0e0e0;">16-bit Instruction</th> <th style="background-color: #e0e0e0;">Mnemonic</th> <th style="background-color: #e0e0e0;">Operation Condition</th> </tr> <tr> <td style="text-align: center;">9 steps</td> <td style="text-align: center;">DSZR</td> <td style="text-align: center;"> Continuous Operation </td> </tr> </table>	16-bit Instruction	Mnemonic	Operation Condition	9 steps	DSZR	Continuous Operation	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <th style="background-color: #e0e0e0;">32-bit Instruction</th> <th style="background-color: #e0e0e0;">Mnemonic</th> <th style="background-color: #e0e0e0;">Operation Condition</th> </tr> <tr> <td style="text-align: center;">-</td> <td style="text-align: center;">-</td> <td style="text-align: center;">-</td> </tr> </table>	32-bit Instruction	Mnemonic	Operation Condition	-	-	-
16-bit Instruction	Mnemonic	Operation Condition												
9 steps	DSZR	Continuous Operation												
32-bit Instruction	Mnemonic	Operation Condition												
-	-	-												

2. Set data

Operand type	Description	Data type
(S1•)	Device number for near-point signal (dog)	Bit
(S2•)	Input number for zero-phase signal	
(D1•)	Device number (Y) from which pulses are to be output	
(D2•)	Device number to which rotation direction signal is output	

3. Applicable devices

Oper- and Type	Bit Devices							Word Devices										Others					
	System User							Digit Specification				System User				Special Unit	Index		Con- stant	Real Number	Charac- ter String	Pointer	
	X	Y	M	T	C	S	D□.b	KnX	KnY	KnM	KnS	T	C	D	R	U□\V□	V	Z	Modify	K	H	E	"□"
(S1•)	✓	✓	✓			▲1												✓					
(S2•)	▲2																	✓					
(D1•)		▲3																✓					
(D2•)		▲4	✓			▲1												✓					

S1:"D....b" is available only in HCA8and HCA8CPLCs. However, index modifiers (V and Z) are not available.

S2 : Specify X000 to X007.

S3 : Specify Y000, Y001 or Y002 transistor output from the main unit, or specify Y000, Y001, Y002 *2 or Y003 *2 from a high-speed output special adapter *1

*1. High-speed output special adapters can be connected only to HCA8PLC.

*2. To use Y002 and Y003 with a high-speed output special adapter, connected a second highspeed output special adapter.

Points


- When using a relay output type HCA8PLC, a special high speed output adapter is required.
- Outputs of special high speed output adapters work as differential line drivers.

S4 : When using a special high speed output adapter for the pulse output destination in an HCA8PLC, the rotation direction signal must be used by the following table output.

When using a built-in transistor output for the pulse output destination in an HCA8/HCA8CPLC, the rotation direction signal must use transistor output.

Special high speed output adapter No.	Pulse output	Rotation direction output
No. 1 (1st unit)	$\text{D1}^\bullet = \text{Y000}$	$\text{D2}^\bullet = \text{Y004}$
	$\text{D1}^\bullet = \text{Y001}$	$\text{D2}^\bullet = \text{Y005}$
No. 2 (2nd unit)	$\text{D1}^\bullet = \text{Y002}$	$\text{D2}^\bullet = \text{Y006}$
	$\text{D1}^\bullet = \text{Y003}$	$\text{D2}^\bullet = \text{Y007}$

Explanation of function and operation



Caution on writing during RUN

During RUN, avoid writing while the DSZR (FNC150) instruction is executed (that is, while a pulse is output).

Note that if writing is executed during RUN to a circuit block including the FNC150 instruction while pulses are output, the PLC decelerates and stops pulse output.

Function change depending on the version

The function of FNC150 instruction is changed depending on the version as shown in the table below.

→ For explanation of the instruction and the contents of function change, refer to the Positioning Control Edition

20.2 FNC151 – DVIT / Interrupt Positioning

Outline

This instruction executes one-speed interrupt constant quantity feed.

- For explanation of the instruction, refer to the Positioning Control Edition manual.
- For cautions on using special high speed output adapters, refer to the Positioning Control Edition manual.

1. Instruction format

D	FNC 151		16-bit Instruction			32-bit Instruction				
	DVIT		Mnemonic	Operation Condition	Mnemonic	Operation Condition				
			9 steps	DVIT		Continuous Operation	17 steps	DDVIT		Continuous Operation

2. Set data

Operand type	Description	Data type
(S1)	Number of output pulses (incremental address) after interrupt ^{*1}	16- or 32-bit binary
(S2)	Output pulse frequency ^{*2}	
(D1)	Device number (Y) from which pulses are to be output	Bit
(D2)	Device number to which rotation direction signal is output	

*1. Setting range: -32768 to +32767 (except 0) in 16-bit operation

-999,999 to +999,999 (except 0) in 32-bit operation

*2. Setting range: 10 to 32767 Hz in 16-bit operation

Following range in 32-bit operation

Pulse output destination		Setting range
HCA8PLC	Special high speed output adapter	10 to 200,000 (Hz)
HCA8/HCA8C PLC	Main unit (transistor output)	10 to 100,000 (Hz)

3. Applicable devices

Oper- and Type	Bit Devices							Word Devices										Others					
	System User							Digit Specification				System User				Special Unit	Index		Con-stant	Real Number	Charac-ter String	Pointer	
	X	Y	M	T	C	S	D□.b	KnX	KnY	KnM	KnS	T	C	D	R	U□\G□	V	Z	Modify	K	H	E	"□"
(S1•)							✓	✓	✓	✓	✓	✓	✓	✓	✓			✓	✓	✓			
(S2•)							✓	✓	✓	✓	✓	✓	✓	✓	✓			✓	✓	✓			
(D1•)	▲1																	✓					
(D2•)	▲2	✓				▲3												✓					

S1 : Specify Y000, Y001 or Y002 transistor output from the main unit, or specify Y000, Y001, Y002^{*2} or Y003^{*2} from a high-speed output special adapter^{*1}

*1. High-speed output special adapters can be connected only to HCA8PLC.

*2. To use Y002 and Y003 with a high-speed output special adapter, connected a second highspeed output special adapter.

Points

- When using a relay output type HCA8PLC, a special high speed output adapter is required.
- Outputs of special high speed output adapters work as differential line drivers.


▲2 : When using a special high speed output adapter for the pulse output destination in an HCA8PLC, the rotation direction signal must be used by the following table output.

When using a built-in transistor output for the pulse output destination in an HCA8/HCA8CPLC, the rotation direction signal must use transistor output.

Special high speed output adapter No.	Pulse output	Rotation direction output
No. 1 (1st unit)	(D1•) =Y000	(D2•) =Y004
	(D1•) =Y001	(D2•) =Y005
No. 2 (2nd unit)	(D1•) =Y002	(D2•) =Y006
	(D1•) =Y003	(D2•) =Y007

▲3:"D□.b" cannot be indexed with index registers (V and Z).

Explanation of function and operation



Caution on writing during RUN

During RUN, avoid writing while the DVIT (FNC151) instruction is executed (that is, while a pulse is output).

Note that if writing is executed during RUN to a circuit block including the FNC151 instruction while pulses are output, the PLC decelerates and stops pulse output.

Function change depending on the version

The functions of FNC151 instruction are changed depending on the version as shown in the table below.

→ **For explanation of the instruction and the contents of function change, refer to the Positioning Control Edition.**

Applicable version		Item	Outline of function
HCA8	HCA8C		
Ver.2.20 or later	Ver.1.30 or later	Interrupt input signal specification function	When M8336 is set to ON, the interrupt input signal corresponding to Y000 to Y003 is changed to an input number (X000 to X007) specified by D8336. When using a transistor output in the main unit, Y003 cannot be specified.
Ver.2.20 or later	Ver.2.20 or later	User interrupt mode	When "8" is specified by D8336 to the interrupt input signal corresponding to Y000 to Y003 and M8336 is set to ON, the interrupt input signal is changed to a special auxiliary relay. When this changed special auxiliary relay is set to ON from OFF in an input interrupt program, the PLC starts the interrupt operation. When this function is used, however, the logic of the interrupt input cannot be inverted. In addition, when using a transistor output in the main unit, Y003 cannot be specified

20.3 FNC152 – TBL / Batch Data Positioning Mode

Outline

This instruction executes one specified table operation from the data table set in GX Developer (Ver.8.23Z or later).


→ **For explanation of the instruction, refer to the Positioning Control Edition manual.**

→ **For cautions on using special high speed output adapters, refer to the Positioning Control Edition manual**

Instruction	Description
DVIT (FNC151)*1	Interrupt positioning
PLSV (FNC157)	Variable speed pulse output
DRVI (FNC158)	Drive to increment
DRVA (FNC159)	Drive to absolute

*1. This function is supported only in HCA8/HCA8CPLCs.

1. Instruction format



2. Set data

Operand type	Description	Data type
(D)	Device number (Y) from which pulses are to be output	Bit
n	Table entry number [1 to 100] to be executed	32-bit binary

3. Applicable devices

Oper- and Type	Bit Devices							Word Devices								Others								
	System User							Digit Specification				System User				Special Unit	Index			Con- stant	Real Number	Charac- ter String	Pointer	
	X	Y	M	T	C	S	D□.b	KnX	KnY	KnM	KnS	T	C	D	R	U□\G□	V	Z	Modify	K	H	E	"□"	P
(D)	▲	1																						
n																				✓	✓			

S1 : Specify Y000, Y001 or Y002 transistor output from the main unit, or specify Y000, Y001, Y002*2 or Y003 *2 from a high-speed output special adapter *1


*1. High-speed output special adapters can be connected only to HCA8PLC.

*2. To use Y002 and Y003 with a high-speed output special adapter, connected a second highspeed output special adapter.

Points

- When using a relay output type HCA8PLC, a special high speed output adapter is required.
- Outputs of special high speed output adapters work as differential line drivers.

Explanation of function and operation



Caution on writing during RUN

Writing is disabled to a circuit block including the TBL (FNC152) instruction during RUN.

20.4 FNC155 – ABS / Absolute Current Value Read

Outline

This instruction reads the absolute position (ABS) data when the BRASILTEC servo amplifier (equipped with the absolute position detection function) MR-H, MR-J2(S), or MR-J3 is connected. The data is converted into a pulse when being read.

→ For explanation of the instruction, refer to the Positioning Control Edition.

1. Instruction format

D	FNC 155	16-bit Instruction	Mnemonic	Operation Condition	32-bit Instruction	Mnemonic	Operation Condition
	ABS		-		13 steps	DABS	Continuous Operation

2. Set data

Operand type	Description	Data type
(S•)	Head device number inputting absolute (ABS) data output signal sent from servo amplifier Three points are occupied from (S•).	Bit
(D1•)	Head device number outputting absolute (ABS) data control signal to servo amplifier Three points are occupied from (D1•).	
(D2•)	Device number storing absolute (ABS) data (32-bit value)	32-bit binary

3. Applicable devices


Oper- and Type	Bit Devices							Word Devices										Others						
	System User							Digit Specification				System User			Special Unit	Index			Con-stant	Real Number	Charac-ter String	Pointer		
	X	Y	M	T	C	S	D□.b	KnX	KnY	KnM	KnS	T	C	D	R	U□\G□	V	Z	Modify	K	H	E	"□"	P
(S•)	✓	✓	✓			✓	▲2												✓					
(D1•)		▲1	✓			✓	▲2												✓					
(D2•)									✓	✓	✓	✓	✓	✓	✓	▲3	✓	✓	✓					

▲1: Specify a transistor output.

▲2: "D□.b" is available only in HCA8 and HCA8CPLCs. However, index modifiers (V and Z) are not available.

▲3: This function is supported only in HCA8/HCA8CPLCs

Explanation of function and operation



20.5 FNC156 – ZRN / Zero Return

Outline

This instruction executes a zero return, and aligns the mechanical position with a present value register inside the PLC.

When the dog search function is required, use DSZR (FNC150) instruction.

- For explanation of the instruction, refer to the Positioning Control Edition manual.
- For cautions on using special high speed output adapters, refer to the Positioning Control Edition manual.

1. Instruction format

D	FNC 156	ZRN				16-bit Instruction			Mnemonic			Operation Condition			32-bit Instruction			Mnemonic			Operation Condition					
			9 steps			ZRN						Continuous Operation			17 steps			DZRN						Continuous Operation		

2. Set data

Operand type	Description	Data type
(S1)	Initial zero return speed*1	16- or 32-bit binary
(S2)	Creep speed [10 to 32767 Hz]	
(S3)	Device number for near-point signal (dog)	Bit
(D)	Device number (Y) from which pulses are to be output	

*1. Setting range: 10 to 32767 Hz for 16-bit operation

Following range for 32-bit operation

Pulse output destination		Setting range
HCA8PLC	Special high speed output adapter	10 to 200,000 (Hz)
HCA8/HCA8CPLC	Main unit (transistor output)	10 to 100,000 (Hz)

3. Applicable devices

Oper- and Type	Bit Devices							Word Devices										Others						
	System User							Digit Specification				System User				Special Unit	Index		Con-stant		Real Number	Charac-ter String	Pointer	
	X	Y	M	T	C	S	D□.b	KnX	KnY	KnM	KnS	T	C	D	R	U□G□	V	Z	Modify	K	H	E	"□"	P
(S1)							✓	✓	✓	✓	✓	✓	✓	✓	▲3	✓	✓	✓	✓	✓				
(S2)							✓	✓	✓	✓	✓	✓	✓	✓	▲3	✓	✓	✓	✓	✓				
(S3)	✓	✓	✓			▲1												✓						
(D)	▲2																	✓						

▲1: "D□.b" is available only in HCA8 and HCA8CPLCs. However, index modifiers (V and Z) are not available.

S2 : Specify Y000, Y001 or Y002*1 transistor output from the main unit, or specify Y000, Y001, Y002 *2 or Y003 *2 from a high-speed output special adapter *1


*1. High-speed output special adapters can be connected only to HCA8PLC.

*2. To use Y002 and Y003 with a high-speed output special adapter, connected a second highspeed output special adapter.

Points

- When using a relay output type HCA8PLC, a special high speed output adapter is required.
 - Outputs of special high speed output adapters work as differential line drivers.
- ▲3 : This function is supported only in HCA8/HCA8CPLCs.

Explanation of function and operation



Caution on writing during RUN

During RUN, avoid writing while the ZRN (FNC156) instruction is executed (that is, while pulses are output).

Note that if writing is executed during RUN to a circuit block including the FNC156 instruction while pulses are output, the PLC decelerates and stops pulse output.

Function change depending on the version

The function of FNC156 instruction is changed depending on the version as shown in the table below.

→ For explanation of the instruction and the contents of function change, refer to the Positioning Control Edition.

20.6 FNC157 – PLSV / Variable Speed Pulse Output

Outline

This instruction outputs variable speed pulses with an assigned rotation direction.

- For explanation of the instruction, refer to the Positioning Control Edition manual.
- For cautions on using special high speed output adapters, refer to the Positioning Control Edition manual.

1. Instruction format

	16-bit Instruction	Mnemonic	Operation Condition	32-bit Instruction	Mnemonic	Operation Condition
D FNC 157 PLSV	9 steps	PLSV	Continuous Operation	17 steps	DPLSV	Continuous Operation

2. Set data

Operand type	Description	Data type
(S1)	Device number for output pulse frequency*1	16- or 32-bit binary
(D1)	Device number (Y) from which pulses are to be output	Bit
(D2)	Device number to which rotation direction signal is output	

*1. Setting range: -32768 to -1, +1 to +32767 (except 0) Hz for 16-bit operation

Following range for 32-bit operation

Pulse output destination		Setting range
HCA8PLC	Special high speed output adapter	-200,000 to -1, +1 to 200,000 (Hz)
HCA8/HCA8CPLC	Main unit (transistor output)	-100,000 to -1, +1 to 100,000 (Hz)

3. Applicable devices

Oper- and Type	Bit Devices							Word Devices										Others						
	System User							Digit Specification				System User				Special Unit	Index		Con- stant	Real Number	Charac- ter String	Pointer		
	X	Y	M	T	C	S	D□.b	KnX	KnY	KnM	KnS	T	C	D	R	U□\G□	V	Z	Modify	K	H	E	"□"	P
(S1*)							✓	✓	✓	✓	✓	✓	✓	✓	▲4	✓	✓	✓	✓	✓				
(D1*)	▲1																	✓						
(D2*)	▲2	✓				▲3												✓						

▲1 : Specify Y000, Y001 or Y002 transistor output from the main unit, or specify Y000, Y001, Y002 *2 or Y003 *2 from a high-speed output special adapter *1

*1. High-speed output special adapters can be connected only to HCA8PLC.

*2. To use Y002 or Y003 with a high-speed output special adapter, connected a second high-speed output special adapter.

Points

- When using a relay output type HCA8PLC, a special high speed output adapter is required.
- Outputs of special high speed output adapters work as differential line drivers.

▲2 : When using a special high speed output adapter for the pulse output destination in an HCA8PLC, the rotation direction signal must be used by the following table output.


When using a built-in transistor output for the pulse output destination in an HCA8/HCA8C PLC, the rotation direction signal must use transistor output.

Special high speed output adapter No.	Pulse output	Rotation direction output
No. 1 (1st unit)	(D1*) =Y000	(D2*) =Y004
	(D1*) =Y001	(D2*) =Y005
No. 2 (2nd unit)	(D1*) =Y002	(D2*) =Y006
	(D1*) =Y003	(D2*) =Y007

▲3:"D□.b" is available only in HCA8and HCA8C PLCs. However, index modifiers (V and Z) are not available.

▲4 : This function is supported only in HCA8/HCA8CPLCs.

Explanation of function and operation



Caution on writing during RUN

During RUN, avoid writing while PLSV (FNC157) instruction is executed (that is, while pulses are output).

Note that if writing is executed during RUN to a circuit block including FNC157 instruction while pulses are output, the PLC executes the operation shown below.

	PLC operation when writing is executed during RUN while instruction is executed
During operation with acceleration/deceleration*1	Decelerates and stops pulse output.
During operation without acceleration/deceleration	Immediately stops pulse output.

*1. Only available for HCA8/HCA8CPLC Ver.2.20.

Function change depending on the version

The function of the FNC157 instruction is changed depending on the version as shown in the table below.

→ For explanation of the instruction and the contents of function change, refer to the Positioning Control Edition.

20.7 FNC158 – DRVI / Drive to Increment


Outline

This instruction executes one-speed positioning by incremental drive. The movement distance from the present position can be specified with a positive or negative sign.

→ For explanation of the instruction, refer to the Positioning Control Edition manual.

→ For cautions on using special high speed output adapters, refer to the Positioning Control Edition manual.

1. Instruction format



2. Set data

Operand type	Description	Data type
(S1)	Number of output pulses (relative address)*1	16- or 32-bit binary
(S2)	Output pulse frequency*2	
(D1)	Device number (Y) from which pulses are to be output	Bit
(D2)	Device number to which rotation direction signal is output	

- *1. Setting range: -32768 to +32767 (except 0) for 16-bit operation
-999,999 to +999,999 (except 0) for 32-bit operation
- *2. Setting range: 10 to 32767 Hz for 16-bit operation

Following range for 32-bit operation

Pulse output destination		Setting range
HCA8PLC	Special high speed output adapter	10 to 200,000 (Hz)
HCA8/HCA8CPLC	Main unit (transistor output)	10 to 100,000 (Hz)

3. Applicable devices

Oper- and Type	Bit Devices							Word Devices										Others					
	System User							Digit Specification				System User				Special Unit	Index		Con- stant	Real Number	Charac- ter String	Pointer	
	X	Y	M	T	C	S	D□.b	KnX	KnY	KnM	KnS	T	C	D	R	U□\G□	V	Z	Modify	K	H	E	"□"
(S1*)							✓	✓	✓	✓	✓	✓	✓	✓	▲4	✓	✓	✓	✓	✓			
(S2*)							✓	✓	✓	✓	✓	✓	✓	✓	▲4	✓	✓	✓	✓	✓			
(D1*)		▲1																✓					
(D2*)		▲2	✓			✓	▲3											✓					

▲1 : Specify Y000, Y001 or Y002 transistor output from the main unit, or specify Y000, Y001, Y002 *2, or Y003 *2 from a high-speed output special adapter *1

*1. High-speed output special adapters can be connected only to HCA8PLC.

*2. To use Y002 or Y003 with a high-speed output special adapter, connected a second high-speed output special adapter.

Points

- When using a relay output type HCA8PLC, a special high speed output adapter is required.
- Outputs of special high speed output adapters work as differential line drivers

▲2 :When using a special high speed output adapter for the pulse output destination in an HCA8PLC, the rotation direction signal must be used by the following table output.


When using a built-in transistor output for the pulse output destination in an HCA8/HCA8CPLC, the rotation direction signal must use transistor output.

Special high speed output adapter No.	Pulse output	Rotation direction output
No. 1 (1st unit)	(D1*) =Y000	(D2*) =Y004
	(D1*) =Y001	(D2*) =Y005
No. 2 (2nd unit)	(D1*) =Y002	(D2*) =Y006
	(D1*) =Y003	(D2*) =Y007

▲3:"D□.b" is available only in HCA8and HCA8CPLCs. However, index modifiers (V and Z) are not available.

▲4 : This function is supported only in HCA8/HCA8CPLCs.

Explanation of function and operation



Caution on writing during RUN

During RUN, avoid writing while DRVI (FNC158) instruction is executed (that is, while pulses are output).

Note that if writing is executed during RUN to a circuit block including FNC158 instruction while pulses are output, the PLC decelerates and stops pulse output.


20.8 FNC159 – DRVA / Drive to Absolute

Outline

This instruction executes one-speed positioning by absolute drive. The movement distance from the zero point can be specified.

- For explanation of the instruction, refer to the Positioning Control Edition manual.
- For cautions on using special high speed output adapters, refer to the Positioning Control Edition manual.

1. Instruction format



2. Set data

Operand type	Description	Data type
(S1)	Number of output pulses (absolute address) ^{*1}	16- or 32-bit binary
(S2)	Output pulse frequency ^{*2}	
(D1)	Device number (Y) from which pulses are to be output	Bit
(D2)	Device number to which rotation direction signal is output	

*1. Setting range: -32768 to +32767 for 16-bit operation
 -999,999 to +999,999 for 32-bit operation

*2. Setting range: 10 to 32767 Hz for 16-bit operation

Following range for 32-bit operation

Pulse output destination		Setting range
HCA8PLC	Special high speed output adapter	10 to 200,000 (Hz)
HCA8/HCA8CPLC	Main unit (transistor output)	10 to 100,000 (Hz)

3. Applicable devices

Oper- and Type	Bit Devices							Word Devices										Others								
	System User							Digit Specification				System User				Special Unit		Index				Con- stant		Real Number	Charac- ter String	Pointer
	X	Y	M	T	C	S	D□.b	KnX	KnY	KnM	KnS	T	C	D	R	U□V□	□	V	Z	Modify	K	H	E	"□"	P	
(S1•)							✓	✓	✓	✓	✓	✓	✓	✓	▲4		✓	✓	✓	✓	✓					
(S2•)							✓	✓	✓	✓	✓	✓	✓	✓	▲4		✓	✓	✓	✓	✓					
(D1•)		▲1																	✓							
(D2•)		▲2	✓			▲3													✓							

▲1 : Specify Y000, Y001 or Y002 transistor output from main unit, or specify Y000, Y001, Y002 *2 or Y003 *2 from a high-speed output special adapter *1

*1. High-speed output special adapters can be connected only to HCA8PLC.

*2. To use Y002 or Y003 with a high-speed output special adapter, connected a second high-speed output special adapter.

Points

- When using a relay output type HCA8PLC, a special high speed output adapter is required.
- Outputs of special high speed output adapters work as differential line drivers.

▲2 : When using a special high speed output adapter for the pulse output destination in an HCA8PLC, the rotation direction signal must be used by the following table output.


When using a built-in transistor output for the pulse output destination in an HCA8/HCA8CPLC, the rotation direction signal must use transistor output.

Special high speed output adapter No.	Pulse output	Rotation direction output
No. 1 (1st unit)	(D1•) =Y000	(D2•) =Y004
	(D1•) =Y001	(D2•) =Y005
No. 2 (2nd unit)	(D1•) =Y002	(D2•) =Y006
	(D1•) =Y003	(D2•) =Y007

▲3:"D□.b" is available only in HCA8and HCA8CPLCs. However, index modifiers (V and Z) are not available.

▲4 : This function is supported only in HCA8/HCA8CPLCs.

Explanation of function and operation



Caution on writing during RUN










During RUN, avoid writing while DRVA (FNC159) instruction is executed (that is, while pulses are output).

Note that if writing is executed during RUN to a circuit block including FNC159 instruction while pulses are output, the PLC decelerates and stops pulse output.

21. Real Time Clock Control – FNC160 to FNC169

FNC160 to FNC169 provide operation and comparison instructions for the time data.

These instructions can set the time of the real time clock built in a PLC, and converts the format of the time data.



FNC No.	Mnemonic	Symbol	Function	Reference
160	TCMP		RTC data compare	Section 21.1
161	TZCP		RTC data zone compare	Section 21.2
162	TADD		RTC data addition	Section 21.3
163	TSUB		RTC data subtraction	Section 21.4
164	HTOS		Hour to second conversion	Section 21.5
165	STOH		Second to hour conversion	Section 21.6
166	TRD		Read RTC data	Section 21.7
167	TWR		Set RTC data	Section 21.8
168	-			-
169	HOUR		Hour Meter	Section 21.9

21.1 FNC160 – TCMP / RTC Data Compare

Outline

This instruction compares the comparison time with the time data, and turns ON or OFF bit devices according to the comparison result.

1. Instruction format

FNC 160	16-bit Instruction	Mnemonic	Operation Condition	32-bit Instruction	Mnemonic	Operation Condition
TCMP	11 steps	TCMP	 Continuous Operation		-	
		TCMPP	 Pulse (Single) Operation		-	

2. Set data

Operand type	Description	Data type
(S1•)	Specifies "hour" of the comparison time [setting range: 0 to 23].	16-bit binary
(S2•)	Specifies "minute" of the comparison time [setting range: 0 to 59].	16-bit binary
(S3•)	Specifies "second" of the comparison time [setting range: 0 to 59].	16-bit binary
(S•)	Specifies "hour" of the time data (hour, minute, and second). (Three devices are occupied.)	16-bit binary
(D•)	Turns ON or OFF according to the comparison result. (Three devices are occupied.)	Bit

3. Applicable devices

Oper- and Type	Bit Devices							Word Devices										Others					
	System User							Digit Specification				System User				Special Unit	Index		Con- stant		Real Number	Charac- ter String	Pointer
	X	Y	M	T	C	S	D□.b	KnX	KnY	KnM	KnS	T	C	D	R	U□V□□	V	Z	Modify	K	H	E	"□"
(S1•)							✓	✓	✓	✓	✓	✓	✓	✓	▲2	✓	✓	✓	✓	✓			
(S2•)							✓	✓	✓	✓	✓	✓	✓	✓	▲2	✓	✓	✓	✓	✓			
(S3•)							✓	✓	✓	✓	✓	✓	✓	✓	▲2	✓	✓	✓	✓	✓			
(S•)											✓	✓	✓	✓	▲2			✓					
(D•)	✓	✓				▲1												✓					


▲1: "D□.b" is available only in HCA8 and HCA8CPLCs. However, index modifiers (V and Z) are not available.

▲2: This function is supported only in HCA8/HCA8CPLCs.

Explanation of function and operation

1. 16-bit operation (TCMP)

The comparison time (hour, minute, and second) stored in (S1•), (S2•), (S3•) is compared with the time data (hour, minute, and second) stored in (S•), (S•) +1, and (S•) +2. Three devices starting from (D•) turn ON or OFF according to the comparison result.



Cautions


1) Number of occupied devices

Three devices are occupied respectively by (S) and (D) .

Make sure that these devices are not used in other controls for the machine.

2) When utilizing the time (hour, minute, and second) of the real time clock built in a PLC
Read the values of special data registers by TRD (FNC166) instruction, and then specify those word devices as the operands.

Program example



21.2 FNC161 – TZCP / RTC Data Zone Compare

Outline

This instruction compares two comparison time (comparison time zone) with the time data, and turns ON or OFF the specified bit devices according to the comparison results.

1. Instruction format

FNC 161		16-bit Instruction		32-bit Instruction	
	P	Mnemonic	Operation Condition	Mnemonic	Operation Condition
TZCP		TZCP	Continuous Operation	-	-
		TZCPP	Pulse (Single) Operation	-	-

2. Set data

Operand type	Description	Data type
(S1)	Specifies "hour" of the lower limit comparison time (hour, minute, and second). (Three devices are occupied.)	16-bit binary
(S2)	Specifies "hour" of the upper limit comparison time (hour, minute, and second). (Three devices are occupied.)	16-bit binary
(S)	Specifies "hour" of the time data (hour, minute, and second). (Three devices are occupied.)	16-bit binary
(D)	Turns ON or OFF according to the comparison result. (Three devices are occupied.)	Bit

3. Applicable devices

Oper- and Type	Bit Devices							Word Devices										Others											
	System User							Digit Specification				System User				Special Unit		Index				Con- stant		Real Number		Charac- ter String		Pointer	
	X	Y	M	T	C	S	D□.b	KnX	KnY	KnM	KnS	T	C	D	R	U□\G□	V	Z	Modify	K	H	E	"□"	P					
(S1•)											✓	✓	✓	✓	▲2			✓											
(S2•)											✓	✓	✓	✓	▲2			✓											
(S•)											✓	✓	✓	✓	▲2			✓											
(D•)	✓	✓				▲1												✓											

▲1: "D□.b" is available only in HCA8 and HCA8CPLCs. However, index modifiers (V and Z) are not available.


▲2: This function is supported only in HCA8/HCA8CPLCs.

Explanation of function and operation

1. 16-bit operation (TZCP)

The lower limit and upper limit comparison time (hour, minute, and second) are compared with the time data (hour, minute, and second) stored in three devices (S•), (S•) + 1, and (S•) + 2.

Three devices starting (D•) from turn ON or OFF according to the comparison result.



Cautions


1) Number of occupied devices

Three devices are occupied respectively by (S1•), (S2•), (S3•) and (D•)

Make sure that these devices are not used in other controls for the machine.

2) When utilizing the time (hour, minute, and second) of the real time clock built in a PLC
Read the values of special data registers by TRD (FNC166) instruction, and then specify those word devices as the operands.

Program example



- (S1), (S1)+1 and (S1)+2 : Specify the lower limit of the comparison time zone in "hour", "minute" and "second".
- (S2), (S2)+1 and (S2)+2 : Specify the upper limit of the comparison time zone in "hour", "minute" and "second".
- (S), (S)+1 and (S)+2 : Specify the time data in "hour", "minute" and "second".
- (D), (D)+1 and (D)+2 : Turn ON or OFF according to the comparison result.

The setting range of "hour" is from 0 to 23.
 The setting range of "minute" is from 0 to 59.
 The setting range of "second" is from 0 to 59.

21.3 FNC162 – TADD / RTC Data Addition

Outline

This instruction executes addition of two time data, and stores the addition result to word devices.

1. Instruction format

FNC 162		16-bit Instruction		32-bit Instruction	
TADD	P	Mnemonic	Operation Condition	Mnemonic	Operation Condition
		7 steps	TADD	—	—
			TADDP	—	—

2. Set data

Operand type	Description	Data type
(S1)	Specifies "hour" of the time data (hour, minute, and second) used in addition. (Three devices are occupied.)	16-bit binary
(S2)	Specifies "hour" of the time data (hour, minute, and second) used in addition. (Three devices are occupied.)	16-bit binary
(D)	Stores the addition result (hour, minute, and second) of two time data. (Three devices are occupied.)	16-bit binary

3. Applicable devices



Oper- and Type	Bit Devices							Word Devices										Others								
	System User							Digit Specification				System User				Special Unit		Index				Con- stant		Real Number	Charac- ter String	Pointer
	X	Y	M	T	C	S	D□.b	KnX	KnY	KnM	KnS	T	C	D	R	U□\G□	V	Z	Modify	K	H	E	"□"	P		
(S1•)												✓	✓	✓	✓	▲			✓							
(S2•)												✓	✓	✓	✓	▲			✓							
(D•)												✓	✓	✓	✓	▲			✓							

▲: This function is supported only in HCA8/HCA8CPLCs.

Explanation of function and operation

1. 16-bit operation (TADD)

The time data (hour, minute, and second) stored in (S2•), (S2•)+1, and (S2•)+2 is added to the time data (hour, minute, and second) stored in (S1•), (S1•)+1, and (S1•)+2, and the addition result (hour, minute, and second) is stored in (D•), (D•)+1, and (D•)+2.



- When the operation result exceeds 24 hours, the carry flag turns ON, and the value simply acquired by addition subtracted by 24 hours is stored as the operation result.
- When the operation result becomes "0" (0:0:0), the zero flag turns ON.

Cautions



1) Number of occupied devices

Three devices are occupied by (S1•), (S2•) and (D•) respectively.


Make sure that these devices are not used in other controls for the machine.

2) When utilizing the time (hour, minute, and second) of the real time clock built in a PLC
Read the values of special data registers using the TRD (FNC166) instruction, and then specify those word devices as the operands.

Program example



When the operation result exceeds 24 hours



21.4 FNC163 – TSUB / RTC Data Subtraction

Outline

This instruction executes subtraction of two time data, and stores the subtraction result to word devices.

1. Instruction format

FNC 163 TSUB	16-bit Instruction	Mnemonic	Operation Condition	32-bit Instruction	Mnemonic	Operation Condition
	7 steps	TSUB TSUBP	Continuous Operation Pulse (Single) Operation	-	-	-

2. Set data

Operand type	Description	Data type
S1	Specifies "hour" of the time data (hour, minute, and second) used in subtraction. (Three devices are occupied.)	16-bit binary
S2	Specifies "hour" of the time data (hour, minute, and second) used in subtraction. (Three devices are occupied.)	16-bit binary
D	Stores the subtraction result (hour, minute, and second) of two time data. (Three devices are occupied.)	16-bit binary

3. Applicable devices



Oper- and Type	Bit Devices							Word Devices										Others						
	System User							Digit Specification				System User				Special Unit		Index		Con-stant		Real Number	Charac-ter String	Pointer
	X	Y	M	T	C	S	D□.b	KnX	KnY	KnM	KnS	T	C	D	R	U□\G□	V	Z	Modify	K	H	E	"□"	P
(S1•)											✓	✓	✓	✓	▲			✓						
(S2•)											✓	✓	✓	✓	▲			✓						
(D•)											✓	✓	✓	✓	▲			✓						

▲: This function is supported only in HCA8/HCA8CPLCs.

Explanation of function and operation

1. 16-bit operation (TSUB)

The time data (hour, minute, and second) stored in (S2•), (S2•) +1, and (S2•) +2 is subtracted from the time data (hour, minute, and second) stored in (S1•), (S1•) +1, and (S1•) +2, and the subtraction result (hour, minute, and second) is stored in (D•), (D•) +1, and (D•) +2.



When the operation result is smaller than 0 hour, the borrow flag turns ON, and the value simply acquired by subtraction added by 24 hours is stored as the operation result.

When the operation result becomes "0" (0:0:0), the zero flag turns ON.

Cautions

1) Number of occupied devices


Three devices are occupied by (S1•), (S2•) and (D•) respectively.


Make sure that these devices are not used in other controls for the machine.

2) When utilizing the time (hour, minute, and second) of the real time clock built in a PLC


Read the values of special data registers using TRD (FNC166) instruction, and then specify those word devices as the operands.

Program example





When the operation result is smaller than "00:00:00"




21.5 FNC164 – HTOS / Hour to Second Conversion

Outline

This instruction converts the time data in units of "hour, minute, and second" into data in units of "second".

1. Instruction format



2. Set data

Operand type	Description	Data type
S	Head device number storing the time data (hour, minute and second) before conversion	16-bit binary
D	Device number storing the time data (second) after conversion	16- or 32-bit binary

3. Applicable devices



Oper- and Type	Bit Devices							Word Devices										Others						
	System User							Digit Specification				System User				Special Unit	Index		Constant	Real Number	Character String	Pointer		
	X	Y	M	T	C	S	D□.b	KnX	KnY	KnM	KnS	T	C	D	R	U□\G□	V	Z	Modify	K	H	E	"□"	P
S							✓	✓	✓	✓	✓	✓	✓	✓	✓			✓						
D								✓	✓	✓	✓	✓	✓	✓	✓			✓						

Explanation of function and operation


1. 16-bit operation (HTOS and HTOSP)

The time data (hour, minute, and second) stored in S₁, S₂ +1, and S₂ +2 is converted

into data in units of "second", and stored to D





For example, when "4 hours 29 minutes 31 seconds" is specified, the operation is as follows:




2. 32-bit operation (DHTOS and DHTOSP)

The time data (hour, minute, and second) stored in S·, S· +1, and S· +2 is converted into data in units of "second", and stored to D· +1, D·.



For example, when "35 hours 10 minutes 58 seconds" is specified, the operation is as follows:




Error

An operation error is caused in the following case; The error flag M8067 turns ON, and the error code is stored in D8067.

- When the data of S·, S· + 1 or S· + 2 is outside the allowable range (error code: K6706)


Program example

In the program shown below, the time data read from the real time clock built in a PLC is converted into data in units of "second", and stored to D100 and D101 when X020 turns ON




Operation

- Clock data reading operation by TRD (FNC166) instruction



- Conversion operation into "second" by DHTOS (FNC164) instruction



21.6 FNC165 – STO / Second to Hour Conversion

Outline

This instruction converts the time data in units of "second" into data in units of "hour, minute, and second".

1. Instruction format

FNC 165		16-bit Instruction		Mnemonic	Operation Condition	32-bit Instruction		Mnemonic	Operation Condition
D	STOH	5 steps	STOH	Continuous Operation	Continuous Operation	32-bit Instruction	DSTOH	Continuous Operation	Continuous Operation
P			STOHP	Pulse (Single) Operation	Pulse (Single) Operation		DSTOHP	Pulse (Single) Operation	Pulse (Single) Operation

2. Set data

Operand type	Description	Data type
(S•)	Device number storing the time data (second) before conversion	16- or 32-bit binary
(D•)	Head device number storing the time data (hour, minute and second) after conversion	16-bit binary


3. Applicable devices

Oper- and Type	Bit Devices							Word Devices										Others									
	System User							Digit Specification				System User				Special Unit		Index				Con- stant		Real Number	Charac- ter String	Pointer	
	X	Y	M	T	C	S	D□.b	KnX	KnY	KnM	KnS	T	C	D	R	U□	V□	G□	V	Z	Modify	K	H	E	"□"	P	
(S•)							✓	✓	✓	✓	✓	✓	✓	✓	✓					✓							
(D•)								✓	✓	✓	✓	✓	✓	✓	✓					✓							


Explanation of function and operation

1. 16-bit operation (STOH and STOHP)

The time data in units of "second" stored in (S•) is converted into data in units of "hour, minute, and second", and stored to (D•) , (D•) +1, and (D•) +2 (hour, minute, and second).




For example, when "29,011 seconds" is specified, the operation is as follows:




2. 32-bit operation (DSTOH and DSTOHP)

The time data in units of "second" stored in (S•) +1 and (S•) is converted into data in units of "hour, minute, and second", and stored to three devices (D•) , (D•) +1, and (D•) +2 (hour, minute, and second)



For example, when "45,325 seconds" is specified, the operation is as follows:




Error

An operation error is caused in the following case; The error flag M8067 turns ON, and the error code is store in D8067.

- When the data of **S·** is outside the allowable range (error code: K6706)


Program example

In the program shown below, the time data in units of "second" stored in D0 and D1 is converted into data in units of "hour, minute, and second", and stored to D100, D101, and D102 when X020 turns ON.



Operation

- Converting the data in second into the data in hour, minute and second using STOHP instruction (when "40,000 seconds" is specified by D1 and D0)



21.7 FNC166 – TRD / Read RTC data

Outline

This instruction reads the clock data of the real time clock built in a PLC.

1. Instruction format

FNC 166 TRD	P
----------------	---

16-bit Instruction	Mnemonic	Operation Condition
3 steps	TRD	Continuous Operation
	TRDP	Pulse (Single) Operation

32-bit Instruction	Mnemonic	Operation Condition
	-	

2. Set data

Operand type	Description	Data type
(D•)	Specifies the head device number storing the clock data. (Seven devices are occupied.)	16-bit binary

3. Applicable devices

Oper- and Type	Bit Devices							Word Devices							Others								
	System User							Digit Specification				System User			Special Unit	Index			Con- stant	Real Number	Charac- ter String	Pointer	
	X	Y	M	T	C	S	D□.b	KnX	KnY	KnM	KnS	T	C	D	R	U□\G□	V	Z	Modify	K	H	E	"□"
(D•)											✓	✓	✓	✓	▲			✓					


▲: This function is supported only in HCA8/HCA8CPLCs.

Explanation of function and operation

1. 16-bit operation (TRD)

The clock data stored in D8013 to D8019 of the real time clock built in a PLC is read in the following

format, and stored to (D•) to (D•) +6



This instruction reads the real time clock data in a PLC, and transfers it to seven data registers.

Special data register	Device	Item	Clock data		Device	Item
	D8018	Year	0 to 99 (lower two digits)	→	D 0	Year
	D8017	Month	1 to 12	→	D 1	Month
	D8016	Day	1 to 31	→	D 2	Day
	D8015	Hour	0 to 23	→	D 3	Hour
	D8014	Minute	0 to 59	→	D 4	Minute
	D8013	Second	0 to 59	→	D 5	Second
	D8019	Day of week	0 (Sunday) to 6 (Saturday)	→	D 6	Day of week

Caution

1. Number of occupied devices

Seven devices are occupied by **(D•)**.



Make sure that these devices are not used in other controls for the machine.

21.8 FNC167 – TWR / Set RTC data

Outline

This instruction writes the clock data to the real time clock built in a PLC.

1. Instruction format

FNC 167		16-bit Instruction	Mnemonic	Operation Condition	32-bit Instruction	Mnemonic	Operation Condition
	TWR	3 steps	TWR	 Continuous Operation			
	TWRP		TWRP	 Pulse (Single) Operation		-	

2. Set data

Operand type	Description	Data type
(S•)	Specifies the head device number to which the clock data is written. (Seven devices are occupied.)	16-bit binary


3. Applicable devices

Oper- and Type	Bit Devices							Word Devices							Others									
	System User							Digit Specification				System User				Special Unit	Index			Con- stant	Real Number	Charac- ter String	Pointer	
	X	Y	M	T	C	S	D□.b	KnX	KnY	KnM	KnS	T	C	D	R	U□\G□	V	Z	Modify	K	H	E	"□"	P
(S•)											✓	✓	✓	✓	▲			✓						

▲: This function is supported only in HCA8/HCA8CPLCs.

Explanation of function and operation

The clock data stored in **(S•)** to **(S•)** +6 is written to D8013 to D8019 for the real time clock built in a PLC.



- D8018 (year data) can be converted into the 4-digit mode. (Refer to the program example shown later.)

	Device	Item	Clock data		Device	Item	
Time data to be set	D 10	Year	0 to 99 (lower two digits)	→	D8018	Year	Special data register
	D 11	Month	1 to 12	→	D8017	Month	
	D 12	Day	1 to 31	→	D8016	Day	
	D 13	Hour	0 to 23	→	D8015	Hour	
	D 14	Minute	0 to 59	→	D8014	Minute	
	D 15	Second	0 to 59	→	D8013	Second	
	D 16	Day of week	0 (Sunday) to 6 (Saturday)	→	D8019	Day of week	

- When TWR (FNC167) instruction is executed, the clock data of the real time clock is immediately changed. Accordingly, transfer the clock data several minutes ahead to (S•) to (S•) +6 in advance, and then execute FNC167 instruction when the accurate time has come.
- When setting the clock data (time) using this instruction, it is not necessary to control the special auxiliary relay M8015 (time stop and time setting).
- If a numeric value indicating impossible date/time is set, the clock data is not changed. Set the correct clock data, and then write it.

Caution

1. Number of occupied devices


Seven devices are occupied by (S•) .

Make sure that these devices are not used in other controls for the machine.

Program example


1. Example of setting the clock data (time)

In the program example shown below, the real time clock is set (to 15:20:30 on Tuesday, April 25, 2001).



- The shaded area indicates the set value of each item.
- When setting the time, it is recommended to set the time to several minutes ahead in advance, and then set X000 to ON when the accurate time is reached. The set time is then immediately written to the real time clock, and the clock data is updated.
- Every time X001 is set to ON, the current time can be corrected by ± 30 seconds.
- When handling the year in the 4-digit mode, add the following program.

D8018 will specify the 4-digit year mode in the second scan and later after the PLC mode is changed to RUN.



- A PLC is normally operating in the 2-digit year mode. When the above instruction is executed and "K2000 (fixed value)" is transferred to D8018 (year) in only one operation cycle after the PLC mode was changed to RUN, the year mode is switched to the 4-digit mode.

- Execute this program every time the PLC mode is changed to RUN. Even if "K2000" is transferred, only the display format is changed to the 4-digit year mode. The current date and time are not affected.

- In the 4-digit year mode, the set values "80 to 99" correspond to "1980 to 1999", and "00 to 79"


correspond to "2000 to 2079".

21.9 FNC169 – HOUR / Hour Meter

Outline

This instruction measures the ON time of the input contact in units of hour.

1. Instruction format



2. Set data

Operand type	Description	Data type
(S•)	Time after which (D2•) is set to ON (unit: hour)	16- or 32-bit binary
(D1•)	Current value (unit: hour) (latched (battery backed) type data register latched (battery backed))	16- or 32-bit binary
(D2•)	Head device number to which alarm is output	16- or 32-bit binary

3. Applicable devices


Oper- and Type	Bit Devices							Word Devices								Others							
	System User							Digit Specification				System User				Special Unit	Index			Con- stant	Real Number	Charac- ter String	Pointer
	X	Y	M	T	C	S	D□.b	KnX	KnY	KnM	KnS	T	C	D	R	U□V□G□	V	Z	Modify	K	H	E	"□"
(S•)							✓	✓	✓	✓	✓	✓	✓	✓	▲2	✓	✓	✓	✓	✓			
(D1•)													✓	✓				✓					
(D2•)	✓	✓				▲1												✓					

▲1: D□.b is available only in HCA8 and HCA8CPLCs. However, index modifiers (V and Z) are not available.

▲2: This function is supported only in HCA8/HCA8CPLCs.

Explanation of function and operation

1. 16-bit operation



When the accumulated ON time of the command input exceeds the time stored in (S•), (D2•) is set to ON. The current

value less than one hour is stored in (D1•) + 1 (unit: second).

- (S•) : Time after which (D2•) is set to ON
Specify a value in units of hour.
- (D1•) : Current value in units of hour
- (D1•) + 1 : Current value less than one hour (unit: second)
- (D2•) : Alarm output destination
It turns ON when the current value (D1•) exceeds the time specified in (S•).


- Specify a latched (battery backed) type data register as (D1•) so that the current value data can be continuously used even after the PLC turns OFF.

If a general type data register is used, the current value data is cleared when the power of the PLC is turned OFF or when the PLC mode switches from STOP to RUN.

- Even after the alarm output (D2•) turns ON, the measurement is continued.
- When the current value (D1•) reaches the maximum value of 16-bit data, the measurement is stopped.

For continuing the measurement, clear the current value stored in (D1•) and (D1•) + 1.

2. 32-bit operation



- [(S•) + 1, (S•)]: Time after which (D2•) is set to ON
Specify the high-order side in (S1•) + 1, and the low-order side in (S1•).
- [(D1•) + 1, (D1•)]: Current value in units of hour
The high-order side is stored in (D1•) + 1, and the low-order side is stored in (D1•).
- (D1•) + 2 : Current value less than one hour (unit: second)
- (D2•) : Alarm output destination
It turns ON when the current value [(D1•) + 1, (D1•)] exceeds the time specified in (S•).

- Specify a latched (battery backed) type data register as so that the current value data can be continuously used even after the PLC turns OFF.

If a general data type register is used, the current value data is cleared when the power of the PLC is turned OFF or when the PLC mode switches from STOP to RUN.

- Even after the alarm output (D2•) turns ON, the measurement is continued.
- When the current value [(D1•) + 1, (D1•)] reaches the maximum value of 32-bit data, the measurement is stopped.

For continuing the measurement, clear the current value stored in (D1•) to (D1•) + 2

Caution

Number of occupied devices


Two (16-bit operation) or three (32-bit operation) devices are occupied by **(D1•)** .

Make sure that these devices are not used in other controls for the machine.

Program example

In the program example shown below, when the accumulated X000 ON time exceeds 300 hours, Y005 turns ON.





The current value less than one hour is stored in D201 in units of second.



- (S•)** : Time after which **(D2•)** is set to ON
Specify a value in units of hour.
- (D1•)** : Current value in units of hour
- (D1•) +1** : Current value less than one hour (unit: second)
- (D2•)** : Alarm output destination
It turns ON when the current value **(D1•)** exceeds the time specified in **(S•)**.
(In this example, it turns ON when the current value becomes 300 hours 1 second.)

22. External Device – FNC170 to FNC179

FNC170 to FNC179 provide conversion instructions for gray codes used in absolute type rotary encoders and instructions dedicated to analog blocks.








FNC No.	Mnemonic	Symbol	Function	Reference
170	GRY		Decimal to Gray Code Conversion	Section 22.1
171	GBIN		Gray Code to Decimal Conversion	Section 22.2
172	-			-
173	-			-
174	-			-
175	-			-
176	RD3A		Read form Dedicated Analog Block	Section 22.3
177	WR3A		Write to Dedicated Analog Block	Section 22.4
178	-			-
179	-			-

22.1 FNC170 – GRY / Decimal to Gray Code Conversion



Outline

This instruction converts a binary value into a gray code, and transfers it.



1. Instruction format

FNC 170		16-bit Instruction	Mnemonic	Operation Condition	32-bit Instruction	Mnemonic	Operation Condition	
	GRY		5 steps	GRY GRYP  Continuous Operation  Pulse (Single) Operation		DGRY	9 steps	DGRY DGRYP  Continuous Operation  Pulse (Single) Operation

2. Set data

Operand Type	Description	Data Type
 S	Conversion source data or word device storing conversion source data	16- or 32-bit binary
 D	Word device storing data after conversion	16- or 32-bit binary


3. Applicable devices

Oper- and Type	Bit Devices						Word Devices								Others									
	System User						Digit Specification				System User				Special Unit	Index			Con- stant	Real Number	Charac- ter String	Pointer		
	X	Y	M	T	C	S	D□.b	KnX	KnY	KnM	KnS	T	C	D	R	U□\G□	V	Z	Modify	K	H	E	"□"	P
 S								✓	✓	✓	✓	✓	✓	✓	✓	▲	✓	✓	✓	✓	✓			
 D								✓	✓	✓	✓	✓	✓	✓	✓	▲	✓	✓	✓					


▲: This function is supported only in HCA8/HCA8CPLCs

Explanation of function and operation

1. 16-bit operation (GRY and GRYP)



When **S•** is K1234 and **D•** is K3Y10



- **S•** can store a value from 0 to 32767.

2. 32-bit operation (DGRY and DGRYP)

- A binary value can be converted into a gray code of up to 32 bits.

- **S•** can store a value from 0 to 2,147,483,647.

Caution





The data conversion speed depends on the scan time of the PLC.

22.2 FNC171 – GBIN / Gray Code to Decimal Conversion

Outline

This instruction converts a gray code into a binary value, and transfers it.

1. Instruction format

	FNC 171		16-bit Instruction	Mnemonic	Operation Condition	32-bit Instruction	Mnemonic	Operation Condition
D	GBIN	P	5 steps	GBIN GBINP	 Continuous Operation  Pulse (Single) Operation	9 steps	DGBIN DGBINP	 Continuous Operation  Pulse (Single) Operation

2. Set data

Operand Type	Description	Data Type
S•	Conversion source data or word device storing conversion source data	16- or 32-bit binary
D•	Word device storing data after conversion	16- or 32-bit binary


3. Applicable devices

Oper- and Type	Bit Devices						Word Devices										Others						
	System User						Digit Specification				System User				Special Unit		Index		Con- stant		Real Number	Charac- ter String	Pointer
	X	Y	M	T	C	S	D□.b	KnX	KnY	KnM	KnS	T	C	D	R	U□\G□	V	Z	Modify	K	H	E	"□"
(S•)							✓	✓	✓	✓	✓	✓	✓	✓	▲	✓	✓	✓	✓	✓			
(D•)								✓	✓	✓	✓	✓	✓	✓	▲	✓	✓	✓					


▲: This function is supported only in HCA8/HCA8CPLCs.

Explanation of function and operation

1. 16-bit operation (GBIN and GBINP)



When (S•) is K3X000 and (D•) is D10



- This instruction can be used for detecting an absolute position by a gray code type encoder.

- (S•) can store a value from 0 to 32,767.

2. 32-bit operation (DGBIN and DGBINP)

- A gray code can be converted into a binary value of up to 32 bits.

- (S•) can store a value from 0 to 2,147,483,647.

Caution

When an input relay (X) is specified as (S•), the response relay will be “Scan time of PLC + Input filter constant”.







The input filter value in X000 to X017 can be converted using the REFF (FNC51) instruction or D8020 (filter adjustment) so that the delay caused by the filter constant is eliminated.

22.3 FNC176 – RD3A/ Read form Dedicated Analog Block


Outline

This instruction reads an analog input value from the analog block HC0N-3A or TX2N-2AD.


1. Instruction format

FNC 176 RD3A	P	<table border="1"> <tr> <th>16-bit Instruction</th> <th>Mnemonic</th> <th>Operation Condition</th> </tr> <tr> <td>7 steps</td> <td>RD3A RD3AP</td> <td>  Continuous Operation  Pulse (Single) Operation </td> </tr> </table>	16-bit Instruction	Mnemonic	Operation Condition	7 steps	RD3A RD3AP	 Continuous Operation  Pulse (Single) Operation	<table border="1"> <tr> <th>32-bit Instruction</th> <th>Mnemonic</th> <th>Operation Condition</th> </tr> <tr> <td></td> <td>-</td> <td></td> </tr> </table>	32-bit Instruction	Mnemonic	Operation Condition		-	
16-bit Instruction	Mnemonic	Operation Condition													
7 steps	RD3A RD3AP	 Continuous Operation  Pulse (Single) Operation													
32-bit Instruction	Mnemonic	Operation Condition													
	-														

2. Set data


Operand Type	Description	Data Type
m1 •	Special block number - FX3G/FX3U/FX3UC (D, DSS) PLC: K0 to K7 - FX3UC-32MT-LT(-2) : K1 to K7	16-bit binary
m2 •	Analog input channel number	16-bit binary
	Word device storing the read data	16-bit binary

3. Applicable devices

Oper- and Type	Bit Devices							Word Devices										Others					
	System User							Digit Specification				System User				Special Unit	Index		Const- ant	Real Number	Charac- ter String	Pointer	
	X	Y	M	T	C	S	D□.b	KnX	KnY	KnM	KnS	T	C	D	R	U□\G□	V	Z	Modify	K	H	E	"□"
m1 •							✓	✓	✓	✓	✓	✓	✓	✓		✓	✓	✓	✓	✓			
m2 •							✓	✓	✓	✓	✓	✓	✓	✓		✓	✓	✓	✓	✓			
								✓	✓	✓	✓	✓	✓	✓		✓	✓	✓					

Explanation of function and operation

1. 16-bit operation (RD3A)



m1 , : Special block number

m2 , : Analog input channel number

 : Read data


A value read from the analog block is stored.

22.4 FNC177 – WR3A / Write to Dedicated Analog Block

Outline

This instruction writes a digital value to the analog block TX2N-2DA.

1. Instruction format

FNC 177 WR3A	P	16-bit Instruction 7 steps Mnemonic: WR3A, WR3AP Operation Condition: 	32-bit Instruction Mnemonic: - Operation Condition: -
-----------------	---	--	--

2. Set data


Operand Type	Description	Data Type
m1 •	Special block number - HCA8/HCA8C(D, DSS) PLC: K0 to K7 -HCA8C-16X16YT : K1 to K7	16-bit binary
m2 •	Analog output channel number	16-bit binary
(S•)	Data to be written or word device storing data to be written	16-bit binary

3. Applicable devices

Oper- and Type	Bit Devices								Word Devices								Others							
	System User								Digit Specification				System User				Special Unit	Index			Con-stant	Real Number	Charac-ter String	Pointer
	X	Y	M	T	C	S	D□.b	KnX	KnY	KnM	KnS	T	C	D	R	U□V□G□	V	Z	Modify	K	H	E	"□"	P
m1 •							✓	✓	✓	✓	✓	✓	✓	✓		✓	✓	✓	✓	✓				
m2 •							✓	✓	✓	✓	✓	✓	✓	✓		✓	✓	✓	✓	✓				
(S•)								✓	✓	✓	✓	✓	✓	✓		✓	✓	✓						

Explanation of function and operation

1. 16-bit operation (WR3A)



m1• : Special block number

m2• : Analog output channel number

TX2N-2DA : K21 (ch 1) or K22 (ch 2)

(S•) : Data to be written

Specify a value output to the analog block.

23. Introduction of Alternate Instructions – FNC180

23.1 Instruction correspondence table

Outline

EXTR instruction is provided for HCA5 PLCs.

For HCA8/HCA8CPLCs equipped with the built-in inverter communication function, dedicated instructions shown below are provided. (EXTR instruction is not provided.)

Instruction correspondence table

HCA5		HCA8/HCA8C		Description
EXTR K10	→	FNC270	IVCK	Inverter status check
EXTR K11	→	FNC271	IVDR	Inverter drive
EXTR K12	→	FNC272	IVRD	Inverter parameter read
EXTR K13	→	FNC273	IVWR	Inverter parameter write
--		FNC274	IVBWR*1	Inverter parameter block write

*1. This function is supported only in HCA8/HCA8CPLCs.

→ For details, refer to the Data Communication Edition manual.

24. Others – FNC181 to FNC189

FNC181 to FNC189 provide instructions for generating random numbers, executing CRC data operations, and processing data in high speed counter operations.

FNC No.	Mnemonic	Symbol	Function	Reference
181	-			-
182	COMRD		Read device comment data	Section 24.1
183	-			-
184	RND		Random Number Generation	Section 24.2
185	-			-
186	DUTY		Timing pulse generation	Section 24.3
187	-			-
188	CRC		Cyclic Redundancy Check	Section 24.4
189	HCMOV		High speed counter move	Section 24.5

24.1 FNC182 – COMRD / Read Device Comment Data

Outline

This instruction reads the comment data for registered devices written to the PLC by programming software such as GX Developer.

1. Instruction format

FNC 182 COMRD	P	16-bit Instruction	Mnemonic	Operation Condition	32-bit Instruction	Mnemonic	Operation Condition
		5 steps	COMRD		Continuous Operation	-	-
			COMRDP				Pulse (Single) Operation

2. Set data

Operand Type	Description	Data Type
(S•)	Device number for which comment to be read is registered	Device name
(D•)	Head device number storing read comment	Character string


3. Applicable devices

Oper- and Type	Bit Devices						Word Devices										Others							
	System User						Digit Specification				System User				Special Unit	Index		Con- stant	Real Number	Charac- ter String	Pointer			
	X	Y	M	T	C	S	D□.b	KnX	KnY	KnM	KnS	T	C	D	R	U□IG□	V	Z	Modify	K	H	E	"□"	P
(S•)	✓	✓	✓			✓					✓	✓	✓	✓					✓					
(D•)											✓	✓	✓	✓					✓					

Explanation of function and operation


1. 16-bit operation (COMRD and COMRDP)

1) The comment registered for device (S•) is read, and stored in ASCII code in (D•) and later



- When M8091 is OFF, "0000H" is written to the device following the final character.
- When M8091 is ON, the device following the final character does not change.

For example, when the comment of (S•) is "LineNo.1Start", it is stored in (D•) and later as shown below.



- When M8091 is OFF, "0000H" is written to the next device following the final character.
- When M8091 is ON, the device following the final character does not change.

2) The final device of (D•) is as follows depending on the ON/OFF status of M8091.

ON/OFF status	Contents of processing
M8091 = OFF	When M8091 is OFF, "0000H" is written to in the device following the final character.
M8091 = ON	When M8091 is ON, the device following the final character does not change.

Related device

Device	Name	Description
M8091	Output character number selector signal	Refer to the above explanation.

Caution

- Specify a device number in device (S•) for which a comment is registered in the PLC.

If a comment is not registered for the device (S•), "20H" (space) is stored in (D•) and later for the number of characters in the comment (16 half-width characters).


Errors

An operation error is caused in the following cases; The error flag M8067 turns ON, and the error code is stored in D8067.

- When a comment is not registered for the device (S•) (error code: K6706)
- When the range of points used from (D•) for the comment exceeds the corresponding device range (error code: K6706)

Program example

In the program shown below, the comment "Target Line A" registered to D100 is stored in ASCII code in D0 and later when X010 is set to ON. And since M8091 is OFF "0000H" is written to the device following the last character.



Comment of D100
Target Line A

	b15----- b8	b7----- b0
D0	61H(a)	54H(T)
D1	67H(g)	72H(r)
D2	74H(f)	65H(e)
D3	4CH(L)	20H(space)
D4	6EH(n)	69H(i)
D5	20H(space)	65H(e)
D6	20H(space)	41H(A)
D7	20H(space)	20H(space)
D8	0000H	

24.2 FNC184 – RND / Random Number Generation

Outline

This instruction generates random numbers.

1. Instruction format

FNC 184		16-bit Instruction		Mnemonic		Operation Condition		32-bit Instruction		Mnemonic		Operation Condition	
	RND	3 steps	RND		Continuous Operation								
	RNDP		RNDP		Pulse (Single) Operation								

2. Set data

Operand Type	Description	Data Type
D•	Head device number storing a random number	16-bit binary

3. Applicable devices


Oper- and Type	Bit Devices							Word Devices										Others						
	System User							Digit Specification				System User			Special Unit	Index			Con- stant	Real Number	Charac- ter String	Pointer		
	X	Y	M	T	C	S	D□.b	KnX	KnY	KnM	KnS	T	C	D	R	U□V□	V	Z	Modify	K	H	E	"□"	P
D•									✓	✓	✓	✓	✓	✓	✓	✓			✓					

Explanation of function and operation

1. 16-bit operation (RND and RNDP)

This instruction generates a pseudo-random number within the range from 0 to 32767, and stores it as a random number to D•.

In the pseudo-random number sequence, the source value of a random number is calculated at every time, and this instruction calculates a pseudo-random number using the source value.



Pseudo-random number calculation equation:

$$(D8311, D8310) = (D8311, D8310) * 1 \times 1103515245 + 12345.....(1)$$


$$(D\bullet) = "([D8311, D8310] \gg 16) \& \text{logical product} > 00007FFFh"$$

- *1. To (D8311, D8310), write a non-negative value (0 to 2,147,483,647) only once when the PLC mode switches from STOP to RUN.
[K1 is written to (D8311, D8310) as the initial value when the power is restored.]

Program example

In the program example shown below, a random number is stored to D100 every time X010 turns ON.

When the PLC mode switches from STOP to RUN, the time data converted into seconds and added by the value "(Year + Month) × Day" is written to D8311 and D8310.



24.3 FNC186 – DUTY / Timing Pulse Generation

Outline

This instruction generates the timing signal whose one cycle corresponds to the specified number of operation cycles.

1. Instruction format

<div style="border: 1px solid black; padding: 2px;"> FNC 186 DUTY </div>	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <th style="font-size: small;">16-bit Instruction</th> <th style="font-size: small;">Mnemonic</th> <th style="font-size: small;">Operation Condition</th> </tr> <tr> <td style="text-align: center;">7 steps</td> <td style="text-align: center;">DUTY</td> <td style="text-align: center;"> Continuous Operation </td> </tr> </table>	16-bit Instruction	Mnemonic	Operation Condition	7 steps	DUTY	Continuous Operation	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <th style="font-size: small;">32-bit Instruction</th> <th style="font-size: small;">Mnemonic</th> <th style="font-size: small;">Operation Condition</th> </tr> <tr> <td></td> <td style="text-align: center;">-</td> <td></td> </tr> </table>	32-bit Instruction	Mnemonic	Operation Condition		-	
16-bit Instruction	Mnemonic	Operation Condition												
7 steps	DUTY	Continuous Operation												
32-bit Instruction	Mnemonic	Operation Condition												
	-													

2. Set data

Operand Type	Description	Data Type
n1	Number of scans (operation cycles) to remain ON [n1 > 0]	16-bit binary
n2	Number of scans (operation cycles) to remain OFF [n2 > 0]	
(D•)	Timing clock output destination	Bit

3. Applicable devices


Oper- and Type	Bit Devices								Word Devices										Others								
	System User								Digit Specification				System User				Special Unit	Index		Con- stant	Real Number	Charac- ter String	Pointer				
	X	Y	M	T	C	S	D□.b		KnX	KnY	KnM	KnS	T	C	D	R	U□IG□	V	Z	Modify	K	H	E	"□"	P		
n1												✓	✓	✓	✓								✓	✓			
n2												✓	✓	✓	✓								✓	✓			
(D•)			▲																✓								

▲: Specify either one among M8330 to M8334.

Explanation of function and operation

1. 16-bit operation (DUTY)

1) The timing clock output destination (D•) is set to ON and OFF with the ON duration for "n1" scans and OFF duration for "n2" scans.



2) Specify either one among M8330 to M8334 as the timing clock output destination device (D•).

3) The counted number of scans is stored in either one among D8330 to D8334 in accordance with the timing clock output destination device (D•).

The counted number of scans stored in either one among D8330 to D8334 is reset when the counted value reaches "n1+n2" or when the command input (instruction) is set to ON

Timing clock output destination device (D•)	Scan counting device
M8330	D8330
M8331	D8331
M8332	D8332
M8333	D8333
M8334	D8334

4) When the command input is set to ON, the operation is started. The timing clock output destination device (D•) is set to ON or OFF by END instruction.

Even if the command input is set to OFF, the operation is not stopped.

In the STOP mode, the operation is suspended. When the power of the PLC is turned OFF, the operation is stopped

5) When "n1" and "n2" are set to "0", the device (D•) is set to the following status:

n1/n2 status	(D•) ON/OFF status
n1 = 0, n2 ≥ 0	(D•) Fixed to OFF
n1 > 0, n2 = 0	(D•) Fixed to ON

Related devices

Device	Name	Description
M8330	Timing clock output 1	Timing clock output in DUTY (FNC186) instruction
M8331	Timing clock output 2	
M8332	Timing clock output 3	
M8333	Timing clock output 4	
M8334	Timing clock output 5	
D8330	Counted number of scans for timing clock output 1	Counted number of scans for timing clock output 1 in DUTY (FNC186) instruction
D8331	Counted number of scans for timing clock output 2	Counted number of scans for timing clock output 2 in DUTY (FNC186) instruction
D8332	Counted number of scans for timing clock output 3	Counted number of scans for timing clock output 3 in DUTY (FNC186) instruction
D8333	Counted number of scans for timing clock output 4	Counted number of scans for timing clock output 4 in DUTY (FNC186) instruction
D8334	Counted number of scans for timing clock output 5	Counted number of scans for timing clock output 5 in DUTY (FNC186) instruction

Caution

- DUTY (FNC186) instruction can be used up to 5 times (points).

It is not permitted, however, to use the same timing clock output destination device (D•) for two or more DUTY (FNC186) instructions.

Errors


An operation error is caused in the following cases; The error flag M8067 turns ON, and the error

code is stored in D8067.

- When "n1" and/or "n2" is less than "0" (error code: K6706)
- When any device other than M8330 to M8334 is set to **D•** (error code: K6705)

Program example

In the program shown below, when X000 is set to ON, M8330 is set to ON for 1 scan and OFF for 3 scans.



24.4 FNC188 – CRC / Cyclic Redundancy Check

Outline

This CRC instruction calculates the CRC (cyclic redundancy check) value which is an error check method used in communication.

In addition to CRC value, there are other error check methods such as parity check and sum check. For obtaining the horizontal parity value and sum check value, CCD (FNC 84) instruction is available.

CRC instruction uses " $X^{16} + X^{15} + X^2 + 1$ " as a polynomial for generating the CRC value (CRC-16).

→ For CCD instruction (check code), refer to Section 16.5.

1. Instruction format

FNC 188		16-bit Instruction		Mnemonic	Operation Condition	32-bit Instruction		Mnemonic	Operation Condition
CRC		7 steps		CRC	Continuous Operation			—	
P				CRCP	Pulse (Single) Operation			—	

2. Set data

Operand Type	Description	Data Type
(S•)	Head device number storing data for which the CRC value is generated	16-bit binary
(D•)	Device number storing the generated CRC value	
n	Number of 8-bit (1-byte) data for which the CRC value is generated or the device number storing the number of data	

3. Applicable devices

Oper- and Type	Bit Devices							Word Devices							Others									
	System User							Digit Specification				System User			Special Unit	Index			Con- stant	Real Number	Charac- ter String	Pointer		
	X	Y	M	T	C	S	D□.b	KnX	KnY	KnM	KnS	T	C	D	R	U□\G□	V	Z	Modify	K	H	E	"□"	P
(S•)								▲	▲	▲	▲	✓	✓	✓	✓	✓			✓					
(D•)									▲	▲	▲	✓	✓	✓	✓	✓			✓					
n														✓	✓				✓	✓				

▲: Make sure to specify four digits (K4□□□□) when specifying the digits of a bit device.


Explanation of function and operation

1. 16-bit operation

CRC value is generated for “n” 8-bit data (unit: byte) starting from a device specified in (S•), and stored to (D•)

The 8-bit conversion mode and 16-bit conversion mode are available in this instruction, and the mode can be switched by turning ON or OFF M8161. For the operation in each mode, refer to the following pages.


“ $X^{16} + X^{15} + X^2 + 1$ ” is used as a polynomial for generating the CRC value (CRC-16).



16-bit conversion mode (while M8161 is OFF)

In this mode, the operation is executed for high-order 8 bits (1 byte) and low-order 8 bits (1 byte) of a device specified in (S•)

The operation result is stored to one 16-bit device specified in (D•)




			Example: S = D100 D = D0 n = 6		
			Device	Contents of target data	
				8 bits	16 bits
Device storing data for which the CRC value is generated	S	Low-order byte	Low-order bits of D100	01H	0301H
		High-order byte	High-order bits of D100	03H	
	S + 1	Low-order byte	Low-order bits of D101	03H	0203H
		High-order byte	High-order bits of D101	02H	
	S + 2	Low-order byte	Low-order bits of D102	00H	1400H
		High-order byte	High-order bits of D102	14H	
:	:			-	
S + n/2 - 1	Low-order byte				
	High-order byte				
Device storing the generated CRC value	D	Low-order byte	Low-order bits of D0	E4H	41E4H
		High-order byte	High-order bits of D0	41H	

8-bit conversion mode (while M8161 is ON)

In this mode, the operation is executed only for low-order 8 bits (low-order 1 byte) of a device specified by S.

With regard to the operation result, low-order 8 bits (1 byte) are stored to a device specified by D, and high-order 8 bits (1 byte) are stored to a device specified by D + 1.



			Example: $(S \bullet) = D100$ $(D \bullet) = D0$ $n = 6$	
			Device	Contents of target data
Device storing data for which the CRC value is generated	$(S \bullet)$	Low-order byte	Low-order bits of D100	01H
	$(S \bullet) + 1$	Low-order byte	Low-order bits of D101	03H
	$(S \bullet) + 2$	Low-order byte	Low-order bits of D102	03H
	$(S \bullet) + 3$	Low-order byte	Low-order bits of D103	02H
	$(S \bullet) + 4$	Low-order byte	Low-order bits of D104	00H
	$(S \bullet) + 5$	Low-order byte	Low-order bits of D105	14H
		:		-
	$(S \bullet) + n - 1$	Low-order byte		-
Device storing the generated CRC value	$(D \bullet)$	Low-order byte	Low-order bits of D0	E4H
	$(D \bullet) + 1$	Low-order byte	Low-order bits of D1	41H

2. Related device

Related device	Description	
M8161*1	ON	CRC instruction operates in the 8-bit mode.
	OFF	CRC instruction operates in the 16-bit mode.

*1. Cleared when the PLC mode is changed from RUN to STOP

Caution

In this instruction, “ $X^{16} + X^{15} + X^2 + 1$ ” is used as a polynomial for generating the CRC value (CRC-16).

There are many other standard polynomials for generating the CRC value. Note that the CRC value completely differs if an adopted polynomial is different.

Reference: Major polynomials for generating the CRC value

Name	Polynomial
CRC-12	$X^{12} + X^{11} + X^3 + X^2 + X + 1$
CRC-16	$X^{16} + X^{15} + X^2 + 1$
CRC-32	$X^{32} + X^{26} + X^{23} + X^{22} + X^{16} + X^{12} + X^{11} + X^{10} + X^8 + X^7 + X^5 + X^4 + X^2 + X + 1$
CRC-CCITT	$X^{16} + X^{12} + X^5 + 1$

Errors

An operation error is caused in the following cases; The error flag M8067 turns ON, and the error code is stored in D8067.


- When any digits other than 4 digits are specified as $(S \bullet)$ or $(D \bullet)$ in digit specification of bit device (error code: K6706)
- When n is outside the allowable range (1 to 256) (error code: K6706)

- When a device specified by (S•) +n-1 or (D•) +1 is outside the allowable range (error code: K6706)

Program example

In the program example shown below, the CRC value of the ASCII code “0123456” stored in D100 to D106 is generated and stored to D0 when M0 turns ON.

1. In the case of 16-bit mode



	Contents of data			
			Target data	
Device storing data for which CRC value is generated	D100	3130H	Low-order byte	30H
			High-order byte	31H
	D101	3332H	Low-order byte	32H
			High-order byte	33H
	D102	3534H	Low-order byte	34H
			High-order byte	35H
	D103	3736H	Low-order byte	36H
			–	–
Device storing generated CRC value	D0	2ACFH	Low-order byte	CFH
			High-order byte	2AH

2. In the case of 8-bit mode




	Contents of target data		
Device storing data for which the CRC value is generated	D100	Low-order byte	30H
	D101	Low-order byte	31H
	D102	Low-order byte	32H
	D103	Low-order byte	33H
	D104	Low-order byte	34H
	D105	Low-order byte	35H
	D106	Low-order byte	36H
Device storing the generated CRC value	D0	Low-order byte	CFH
	D1	Low-order byte	2AH

24.5 FNC189 – HCMOV / High Speed Counter Move

Outline

This instruction updates the current value of a specified high speed counter or ring counter. The function of this instruction varies depending on the PLC version.

1. Instruction format

D	FNC 189			16-bit Instruction	Mnemonic	Operation Condition	32-bit Instruction	Mnemonic	Operation Condition
	HCMOV				—	—	13 steps	DHCMOV	 Continuous Operation

2. Set data

Operand Type	Description	Data Type
(S)	Device number of high speed counter or ring counter*1 handled as transfer source	32-bit binary
(D)	Device number handled as transfer destination	
n	Specification to clear the current value of high speed counter or ring counter*1 (transfer source) after transfer [clear (K1), no clear (K0)]	16-bit binary


3. Applicable devices

Oper- and Type	Bit Devices							Word Devices							Others									
	System User							Digit Specification				System User			Special Unit	Index		Con- stant	Real Number	Charac- ter String	Pointer			
	X	Y	M	T	C	S	D□.b	KnX	KnY	KnM	KnS	T	C	D	R	U□V□	V	Z	Modify	K	H	E	"□"	P
(S)																								
(D)																								
n																								

▲: Only high speed counters (C235 to C255) and ring counters (D8099 and D8398)*1 can be specified.

Explanation of function and operation

1. 32-bit operation (DHCMOV)



- The current value of a high speed counter or ring counter specified in (S) is transferred to

[D] +1, [D].

Device S		[D +1, D] after instruction is executed
High speed counter	C235 to C255	Current value of high speed counter S → [D +1, D]
Ring counter*1	D8099	D8099 → D "0" is stored in D +1.
	D8398	Current value of [D8399, D8398] → [D +1, D]

• After transfer, the current value of the high speed counter or ring counter is processed as shown in the table below depending on the set value of "n":

"n" set value	Operation
K0 (H0)	Does not clear the current value (no processing).
K1 (H1)	Clears the current value to "0".

*1. Ring counters (D8099 and D8398) cannot be specified in HCA8CPLCs before Ver.2.20.

2. High speed counter current value update timing and the effect of DHCMOV instruction

1) High speed counter current value update timing

When a pulse is input to an input terminal for a high speed counter (C235 to C255), the high speed counter executes up-counting or down-counting.

If the current value of a high speed counter is handled in an applied instruction such as the normal MOV instruction, the current value is updated at the timing shown in the table below. As a result, it is affected by the program scan time.

	Current value update timing
Hardware counter	When OUT instruction for the counter is executed
Software counter	Every time a pulse is input

By using DHCMOV instruction, the current value can be updated and transferred when it is executed.

2) Effect of DHCMOV instruction

- By using both input interrupt and DHCMOV instruction, the current value of a high speed counter can be received at the rising edge or falling edge of an external input (at reception of input interrupt).

→ Refer to the Program example 2.

- When DHCMOV instruction is used just before a comparison instruction (CMP, ZCP or comparison contact instruction), the latest value of a high speed counter is used in comparison.

The following points must be kept in mind when using the DHCMOV command.

- When the current value of a high speed counter is compared using CMP, ZCP or comparison contact instruction (not using a designated high speed counter comparison instruction), a hardware counter does not change into a software counter.

→ For the condition in which a hardware counter is handled as a software counter, refer to Subsection 4.7.9.

- When the number of high speed software counter comparison instructions is reduced, the total frequency limitation is decreased.
 - **For the limitation in software counters by the total frequency, refer to Subsection 4.7.10.**
- When it is necessary to execute comparison and change an output contact (Y) as soon as the current value of a high speed counter changes, use a designated high speed counter comparison instruction (HSCS, HSCR or HSZ).
- DHCMOV instruction can be used as many times as necessary.

Cautions

When programming DHCMOV instruction in an input interrupt program, the following points should be observed.


For assignment of pointers for input interrupt and inputs, refer to the table shown in 5) below.

1) Program EI (FNC 04) and FEND (FNC 06) instructions in the main program. They are necessary to execute an input interrupt program.

→ **For EI (FNC 04) and FEND (FNC 06) instructions, refer to Section 8.5 and Section 8.6.**

2) When programming DHCMOV instruction in the 1st line in an input interrupt program, make sure to use the pattern program shown below.


Make sure to use the command contact M8394




3) If two or more DHCMOV instructions are used in one input interrupt program, only the first instruction (just after the interrupt pointer) is executed when the interrupt is generated.

The rest of the interrupt, including additional DHCMOV instructions, is executed according to normal interrupt processing.

Do not use M8394 as the command contact for the DHCMOV instructions following the first.



4) It is not permitted to use DHCMOV instruction for the same counter in two or more input interrupt programs.



5) While input interrupts are disabled by the interrupt disable flags (shown in the table below), DHCMOV instructions are not executed when they are placed inside a corresponding interrupt.

Interrupt disable flag	Corresponding interrupt pointer	Input number corresponding to interrupt pointer
M8050*1	I000,I001	X000
M8051*1	I100,I101	X001
M8052*1	I200,I201	X002
M8053*1	I300,I301	X003
M8054*1	I400,I401	X004
M8055*1	I500,I501	X005

*1. Cleared when the PLC mode is changed from RUN to STOP.

6) If an input interrupt is generated while input interrupts are disabled by something other than the interrupt disable flags M8050 to M8055 (after execution of DI instruction and before execution of EI instruction),

DHCMOV instruction is immediately executed, but execution of the interrupt program is held. The interrupt program will be executed after EI instruction is executed and interrupts are enabled

Error


An operation error occurs in the following case; The error flag M8067 turns ON, and the error code is stored in D8067.

- When a device specified in (S•) or [(D•) +1, (D•)] is outside the allowable range (error code: K6705)

Program examples

1. Program example 1

In the program example below, the current value of the high speed counter C235 is compared in each operation cycle, and then the output Y000 is set to ON if the current value is "K500" or more (when the current value of C235 is not cleared).



The current value of C235 is transferred to D1 and D0. (The current value of C235 is not cleared.)


In the case of "(D1, D0) ≥ K500", Y000 is set to ON.

*1. K0: The current value of the high speed counter is not cleared when DHCMOV instruction is executed.

K1: The current value of the high speed counter is cleared when DHCMOV instruction is executed.

2. Program example 2

In the program example shown below, the current value of C235 is transferred to D201 and D200, and the current value of C235 is cleared when X001 turns from OFF to ON.



• When X001 turns from OFF to ON, the interrupt program from I101 to IRET is executed.









• The current value of C235 is transferred to D201 and D200. (The current value of C235 is cleared to "0".)

*1. K0: The current value of the high speed counter is not cleared when DHCMOV instruction is executed.

K1: The current value of the high speed counter is cleared when DHCMOV instruction is executed.

25. Block Data Operation – FNC190 to FNC199

FNC190 to FNC199 provide instructions for adding, subtracting and comparing block data.





FNC No.	Mnemonic	Symbol	Function	Reference
190	-			-
191	-			-
192	BK+		Block Data Addition	Section 25.1
193	BK-		Block Data Subtraction	Section 25.2
194	BKCMP=		Block Data Compare (S1) = (S2)	Section 25.3
195	BKCMP>		Block Data Compare (S1) > (S2)	Section 25.3
196	BKCMP<		Block Data Compare (S1) < (S2)	Section 25.3
197	BKCMP<>		Block Data Compare (S1) ≠ (S2)	Section 25.3
198	BKCMP<=		Block Data Compare (S1) ≤ (S2)	Section 25.3
199	BKCMP>=		Block Data Compare (S1) ≥ (S2)	Section 25.3

25.1 FNC192 – BK+ / Block Data Addition

Outline

This instruction adds binary block data.

1. Instruction format

FNC 192		16-bit Instruction		32-bit Instruction	
D	P	Mnemonic	Operation Condition	Mnemonic	Operation Condition
		BK+	 Continuous Operation	DBK+	 Continuous Operation
		BK+P	 Pulse (Single) Operation	DBK+P	 Pulse (Single) Operation
		9 steps		17 steps	

2. Set data


Operand Type	Description	Data Type
(S1)	Head device number storing addition data	16- or 32-bit binary
(S2)	Added constant or head device number storing addition data	
(D)	Head device number storing operation result	
n	Number of data	

3. Applicable devices


Oper- and Type	Bit Devices							Word Devices							Others									
	System User							Digit Specification				System User			Special Unit	Index		Con- stant	Real Number	Charac- ter String	Pointer			
	X	Y	M	T	C	S	D□.b	KnX	KnY	KnM	KnS	T	C	D	R	U□\G□□	V	Z	Modify	K	H	E	"□"	P
(S1•)											✓	✓	✓	✓										
(S2•)											✓	✓	✓	✓					✓	✓				
(D•)											✓	✓	✓	✓										
n													✓	✓					✓	✓				

Explanation of function and operation

1. 16-bit operation (BK+ and BK+P)




1) "n" 16-bit binary data starting from (S2•) are added to "n" 16-bit binary data starting from (S1•), and the operation result is stored in "n" points starting from (D•)




2) A (16-bit) constant from -32768 to +32767 can be directly specified in (S2•)




2. 32-bit operation (DBK+ and DBK+P)



1) "2n" 32-bit binary data starting from [(S2•)+1, (S2•)] are added to "2n" 32-bit binary data starting from [(S1•)+1, (S1•)], and the operation result is stored in "2n" points starting from [(D•)+1, (D•)]



2) A (32-bit) constant from -2,147,483,648 to +2,147,483,647 can be directly specified in [S2 +1, S2]



Related instruction

Instruction	Description
BK- (FNC193)	Subtracts binary block data.

Caution

1) When underflow or overflow occurs in the operation result, the following processing is executed. At this time, the carry flag does not turn ON.

- In the case of 16-bit operation

K32767(H7FFF) + K2(H0002) → K-32767(H8001)

K-32768(H8000) + K-2(HFFFE) → K32766(H7FFE)

K2,147,483,647(H7FFFFFFF) + K2(H00000002) → K-2,147,483,647(H80000001)

K-2,147,483,648(H80000000) + K-2(HFFFFFFFE) → K2,147,483,646(H7FFFFFFE)

Errors



An operation error is caused in the following cases; The error flag M8067 turns ON, and the error code is stored in D8067.

- When "n" ("2n" in 32-bit operation) devices starting from S1 , S2 , and/or D exceed the corresponding device range (error code: K6706)

- When "n" ("2n" in 32-bit operation) devices starting from **(S1•)** overlap "n" ("2n" in 32-bit operation) devices starting from **(D•)** (error code: K6706)
- When "n" ("2n" in 32-bit operation) devices starting from **(S2•)** overlap "n" ("2n" in 32-bit operation) devices starting from **(D•)** (error code: K6706)

Program example

In the program shown below, the specified number of data stored in D150 to D0 are added to the specified number of data stored in D100 to D0 when X020 is set to ON, and the operation result is stored in D200 and later.



25.2 NFC193 – BK– / Block Data Subtraction

Outline

This instruction subtracts binary block data.

1. Instruction format

FNC 193 BK–		16-bit Instruction		Mnemonic		Operation Condition		32-bit Instruction		Mnemonic		Operation Condition	
D	P	9 steps	BK–	Continuous Operation	17 steps	DBK–	Continuous Operation						
			BK–P	Pulse (Single) Operation		DBK–P	Pulse (Single) Operation						

2. Set data


Operand Type	Description	Data Type
(S1•)	Head device number storing subtraction data	16- or 32-bit binary
(S2•)	Subtracted constant or head device number storing subtraction data	
(D•)	Head device number storing operation result	
n	Number of data	

3. Applicable devices


Oper- and Type	Bit Devices								Word Devices								Others								
	System User				Digit Specification				System User				Special Unit	Index			Const- ant	Real Number	Charac- ter String	Pointer					
	X	Y	M	T	C	S	D□.b	KnX	KnY	KnM	KnS	T	C	D	R	U□\G□	V	Z	Modify	K	H	E	"□"	P	
(S1•)													✓	✓	✓	✓									
(S2•)													✓	✓	✓	✓					✓	✓			
(D•)													✓	✓	✓	✓									
n														✓	✓						✓	✓			

Explanation of function and operation

1. 16-bit operation (BK- and BK-P)




1) "n" 16-bit binary data starting from (S2•) are subtracted from "n" 16-bit binary data starting from (S1•), and the operation result is stored in "n" points starting from (D•)



2) A (16-bit) constant from -32768 to +32767 can be directly specified in (S2•)




2. 32-bit operation (DBK- and DBK-P)




1) "2n" 32-bit binary data starting from [(S2•) +1, (S2•)] are subtracted from "2n" 32-bit binary data starting from [(S1•) +1, (S1•)], and the operation result is stored in "2n" points starting from

[D_n +1, D_n]



2) A (32-bit) constant from -2,147,483,648 to +2,147,483,647 can be directly specified in [S_2 +1, S_2]



Related instruction

Instruction	Description
BK+ (FNC192)	Adds binary block data.

Caution

1) When underflow or overflow occurs in the operation result, the following processing is executed. At this time, the carry flag does not turn ON.

- In the case of 16-bit operation

K-32768(H8000) - K2(H0002) → K32766(H7FFE)

K32767(H7FFF) - K-2(HFFFE) → K-32767(H8001)

K-2,147,483,648(H80000000) - K2(H00000002) → K2,147,483,646(H7FFFFFFE)

K2,147,483,647(H7FFFFFFF) - K-2(HFFFFFFFE) → K-2,147,483,647(H80000001)

Errors



An operation error is caused in the following cases; The error flag M8067 turns ON, and the error

code is stored in D8067.

- When "n" ("2n" in 32-bit operation) devices starting from **S1•**, **S2•**, and/or **D•** exceed the corresponding device range (error code: K6706)
- When "n" ("2n" in 32-bit operation) devices starting from **S1•** overlap "n" ("2n" in 32-bit operation) devices starting from **D•** (error code: K6706)
- When "n" ("2n" in 32-bit operation) devices starting from **S2•** overlap "n" ("2n" in 32-bit operation) devices starting from **D•** (error code: K6706)

Program example

In the program shown below, the constant "8765" is subtracted from the data stored in D100 to D102 when X010 is set to ON, and the operation result is stored in D200 and later.















25.3 FNC194~199 – BKCMP=, >, <, <>, <=, >= / Block Data Compare

Outline

These instructions compare block data in the comparison condition set in each instruction.

1. Instruction format

FNC 194 D BKCMP= P	16-bit Instruction 9 steps Mnemonic BKCMP= BKCMP=P Operation Condition 	32-bit Instruction 17 steps Mnemonic DBKCMP= DBKCMP=P Operation Condition 
FNC 195 D BKCMP> P	16-bit Instruction 9 steps Mnemonic BKCMP> BKCMP>P Operation Condition 	32-bit Instruction 17 steps Mnemonic DBKCMP> DBKCMP>P Operation Condition 
FNC 196 D BKCMP< P	16-bit Instruction 9 steps Mnemonic BKCMP< BKCMP<P Operation Condition 	32-bit Instruction 17 steps Mnemonic DBKCMP< DBKCMP<P Operation Condition 
FNC 197 D BKCMP<> P	16-bit Instruction 9 steps Mnemonic BKCMP<> BKCMP<>P Operation Condition 	32-bit Instruction 17 steps Mnemonic DBKCMP<> DBKCMP<>P Operation Condition 
FNC 198 D BKCMP<= P	16-bit Instruction 9 steps Mnemonic BKCMP<= BKCMP<=P Operation Condition 	32-bit Instruction 17 steps Mnemonic DBKCMP<= DBKCMP<=P Operation Condition 
FNC 199 D BKCMP>= P	16-bit Instruction 9 steps Mnemonic BKCMP>= BKCMP>=P Operation Condition 	32-bit Instruction 17 steps Mnemonic DBKCMP>= DBKCMP>=P Operation Condition 

2. Set data (common among FNC194 to FNC199)

Operand Type	Description	Data Type
(S1)	Comparison value of device number storing comparison value	16- or 32-bit binary
(S2)	Head device number storing comparison source data	
(D)	Head device number storing comparison result	Bit
n	Number of compared data	16- or 32-bit binary

3. Applicable devices (common among FNC194 to FNC199)

Oper- and Type	Bit Devices							Word Devices							Others									
	System User							Digit Specification				System User			Special Unit	Index		Constant	Real Number	Charac- ter String	Pointer			
	X	Y	M	T	C	S	D□.b	KnX	KnY	KnM	KnS	T	C	D	R	U□\G□	V	Z	Modify	K	H	E	"□"	P
(S1)											✓	✓	✓	✓				✓	✓					
(S2)											✓	✓	✓	✓				✓						
(D)	✓	✓				▲												✓						
n													✓	✓					✓	✓				


▲: "D□.b" cannot be indexed with index registers (V and Z).

Explanation of function and operation


1. 16-bit operation (BKCMP=, >, <, <>, <=, >= / BKCMP=P, >P, <P, <>P, <=P, and >=P)

1) "n" 16-bit binary data starting from (S1) are compared with "n" 16-bit binary data starting

from $(S2)$, and the comparison result is stored in "n" points starting from (D)



2) A constant can be directly specified in $(S1)$




3) The table below shows the comparison result in each instruction:


Instruction	Comparison result ON (1) condition	Comparison result OFF (0) condition
$BKCMP=(FNC194)$	$(S1) = (S2)$	$(S1) \neq (S2)$
$BKCMP>(FNC195)$	$(S1) > (S2)$	$(S1) \leq (S2)$
$BKCMP<(FNC196)$	$(S1) < (S2)$	$(S1) \geq (S2)$
$BKCMP\neq(FNC197)$	$(S1) \neq (S2)$	$(S1) = (S2)$
$BKCMP\leq(FNC198)$	$(S1) \leq (S2)$	$(S1) > (S2)$
$BKCMP\geq(FNC199)$	$(S1) \geq (S2)$	$(S1) < (S2)$

4) When the comparison result is ON (1) in all of "n" points starting from (D) , M8090 (block comparison signal) turns ON.


2. 32-bit operation ($DBKCMP=, >, <, \neq, \leq, \geq / DBKCMP=P, >P, <P, \neq P, \leq P, \text{ and } \geq P$)

1) "n" 32-bit binary data starting from $[(S1) +1, (S1)]$ are compared with "n" 32-bit binary data starting from $[(S2) +1, (S2)]$, and the comparison result is stored in "n" points starting from $[(D) +1, (D)]$.





2) A constant can be directly specified in $[(S1) + 1, (S1)]$.



3) The table below shows the comparison result for each instruction:

Instruction	Comparison result ON (1) condition	Comparison result OFF (0) condition
DBKCMP=(FNC194)	$[(S1) + 1, (S1)] = [(S2) + 1, (S2)]$	$[(S1) + 1, (S1)] \neq [(S2) + 1, (S2)]$
DBKCMP>(FNC195)	$[(S1) + 1, (S1)] > [(S2) + 1, (S2)]$	$[(S1) + 1, (S1)] \leq [(S2) + 1, (S2)]$
DBKCMP<(FNC196)	$[(S1) + 1, (S1)] < [(S2) + 1, (S2)]$	$[(S1) + 1, (S1)] \geq [(S2) + 1, (S2)]$
DBKCMP<>(FNC197)	$[(S1) + 1, (S1)] \neq [(S2) + 1, (S2)]$	$[(S1) + 1, (S1)] = [(S2) + 1, (S2)]$
DBKCMP<=(FNC198)	$[(S1) + 1, (S1)] \leq [(S2) + 1, (S2)]$	$[(S1) + 1, (S1)] > [(S2) + 1, (S2)]$
DBKCMP>=(FNC199)	$[(S1) + 1, (S1)] \geq [(S2) + 1, (S2)]$	$[(S1) + 1, (S1)] < [(S2) + 1, (S2)]$

4) When the comparison result is ON (1) in all of "n" points starting from $[(D) + 1, (D)]$, the M8090 (block comparison signal) turns ON.

Related device

→ For the block comparison signal use method, refer to Subsection 6.5.2.

Device	Name	Description
M8090	Block comparison signal	Turns ON when all comparison results are "ON (1)" in a block data instruction. DBKCMP= (FNC194), DBKCMP> (FNC195), DBKCMP< (FNC196), DBKCMP<> (FNC197), DBKCMP<= (FNC198), and DBKCMP>= (FNC199)

Caution

- When using 32-bit counters (including 32-bit high speed counters)

For comparing 32-bit counters and 32-bit high speed counters (C200 to C255), make sure to use an instruction for 32-bit operation (DBKCMP=, DBKCMP>, DBKCMP<, DBKCMP<>, DBKCMP<=, or DBKCMP>=).

If an instruction for 16-bit operation (BKCMP=, BKCMP>, BKCMP<, BKCMP<>, BKCMP<=, or BKCMP>=) is used, an operation error is caused (error code: K6705)

Errors

An operation error is caused in the following cases; The error flag M8067 turns ON, and the error code is stored in D8067.



- When the range of "n" ("2n" in 32-bit operation) points starting from $S1$ and/or $S2$ exceeds the corresponding device range (error code: K6706)
- When the range of "n" points starting from D exceeds the corresponding device range (error code: K6706)
- When data registers starting from D specified as "D□...b" overlap "n" ("2n" in 32-bit operation) points starting from $S1$ (error code: K6706)
- When data registers starting from D specified as "D□.b" overlap "n" ("2n" in 32-bit operation) points starting from $S2$ (error code: K6706)
- When a 32-bit counter (C200 to C255) is specified in $S1$ and/or $S2$ in 16-bit operation (error code: K6705)

For comparing 32-bit counters, make sure to use an instruction for 32-bit operation (DBKCMP=, DBKCMP>, DBKCMP<, DBKCMP<>, DBKCMP<=, or DBKCMP>=).

Program example



1) In the program shown below, four 16-bit binary data starting from D100 are compared with four 16-bit binary data starting from D200 by BKCMP= (FNC194) instruction when X020 is set to ON, and the comparison result is stored in four points starting from M10.

When the comparison result is "ON (1)" in all of the four points starting from M10, Y000 is set to ON.













(When all of M10 to M13 are ON, Y000 is set to ON.)

2) In the program shown below, the constant K1000 is compared with four data starting from D10 when X010 is set to ON, and the comparison result is stored in b4 to b7 of D0.



26. Character String Control – FNC200 to FNC209

FNC200 to FNC209 provide instructions for controlling character strings such as linking character string data, replacing some characters and extracting character string data.

FNC No.	Mnemonic	Symbol	Function	Reference
200	STR		BIN to Character String Conversion	Section 26.1
201	VAL		Character String to BIN Conversion	Section 26.2
202	\$+		Link Character Strings	Section 26.3
203	LEN		Character String Length Detection	Section 26.4
204	RIGHT		Extracting Character String Data from the Right	Section 26.5
205	LEFT		Extracting Character String Data from the Left	Section 26.6
206	MIDR		Random Selection of Character Strings	Section 26.7
207	MIDW		Random Replacement of Character Strings	Section 26.8
208	INSTR		Character string search	Section 26.9
209	\$MOV		Character String Transfer	Section 26.10

26.1 FNC200 – STR / BIN to Character String Conversion

Outline





This instruction converts binary data into character strings (ASCII codes).

On the other hand, the ESTR (FNC116) instruction converts floating point data into character strings.

→ For character strings, refer to Section 5.3.

→ For ESTR (FNC116) instruction, refer to Section 18.4.

1. Instruction format

FNC 200		16-bit Instruction		Mnemonic		Operation Condition		32-bit Instruction		Mnemonic		Operation Condition			
D	STR	7 steps	STR		Continuous Operation	13 steps	DSTR		Continuous Operation	STRP		Pulse (Single) Operation	DSTRP		Pulse (Single) Operation

2. Set data

Operand Type	Description	Data Type
(S1)	Head device number storing the number of digits of a numeric value to be converted	16-bit binary
(S2)	Device number storing binary data to be converted	16- or 32-bit binary
(D)	Head device number storing converted character string	Character string


3. Applicable devices

Oper- and Type	Bit Devices							Word Devices							Others										
	System User							Digit Specification				System User				Special Unit	Index			Con- stant	Real Number	Charac- ter String	Pointer		
	X	Y	M	T	C	S	D□.b	KnX	KnY	KnM	KnS	T	C	D	R	U□\G□	V	Z	Modify	K	H	E	"□"	P	
(S1•)											✓	✓	✓	✓											
(S2•)								✓	✓	✓	✓	✓	✓	✓	✓		✓	✓	✓	✓	✓				
(D•)											✓	✓	✓	✓											

Explanation of function and operation

1. 16-bit operation (STR and STRP)

1) All digits (specified by (S1•)) of 16-bit binary data stored in (S2•) are converted into ASCII codes while the decimal point is added to the position specified by the device storing the number of digits of the decimal part ((S1•) +1), and stored in (D•) and later.



2) Set the number of all digits (S1•) in the range from 2 to 8.

3) Set the number of digits of the decimal part (S1•) + 1 in the range from 0 to 5.

Make sure to satisfy "Number of digits of decimal part <= (Number of all digits - 3)".

4) 16-bit binary data to be converted stored in (S2•) should be within the range from -32768 to +32767.


5) Converted character string data is stored in **(D•)** and later as shown below

- As the sign, "space" (20H) is stored when the 16-bit binary data stored in **(S2•)** is positive, and "-"


(2DH) is stored when the 16-bit binary data stored in **(S2•)** is negative.

- When the number of digits of the decimal part **(S1•)** + 1 is set to any value other than "0", the decimal point "." (2EH) is automatically added in "number of digits of decimal part **(S1•)** + 1"th digit.


When the number of digits of the decimal part + 1 is set to "0", the decimal point is not added.



- When the number of digits of the decimal part **(S1•)** + 1 is larger than the number of digits of 16-bit binary data stored in **(S2•)**, "0" (30H) is automatically added, and the data is shifted to the right end during conversion.



- When the number of all digits stored in **(S1•)** excluding the sign and decimal point is larger than the number of digits of 16-bit binary data stored in **(S2•)**, "space" (20H) is stored in each digit between the sign and the numeric value.



When the number of all digits stored in $(S1^{\bullet})$ excluding the sign and decimal point is smaller than the number of digits of 16-bit binary data stored in $(S2^{\bullet})$, an error is caused.


- "00H" indicating the end of a character string is automatically stored at the end of a converted character string.

When the number of all digits is even, "0000H" is stored in the device after the last character.

When the number of all digits is odd, "00H" is stored in the high-order byte (8 bits) of the device storing the final character.

2. 32-bit operation (DSTR and DSTRP)

1) All digits (specified by $(S1^{\bullet})$) of 32-bit binary data stored in $[(S2^{\bullet})+1, (S2^{\bullet})]$ are converted into ASCII codes while the decimal point is added to the position specified by the device storing the number of digits of the decimal part ($(S1^{\bullet})+1$), and stored in (D^{\bullet}) and later.



2) Set the number of all digits $(S1^{\bullet})$ in the range from 2 to 13.

3) Set the number of digits of the decimal part $(S1^{\bullet})+1$ in the range from 0 to 10.

Make sure to satisfy "Number of digits of decimal part \leq (Number of all digits - 3)".


4) 32-bit binary data to be converted stored in $[(S2^{\bullet})+1, (S2^{\bullet})]$ should be within the range from -2,147,483,648 to +2,147,483,647.

5) Converted character string data is stored in (D^{\bullet}) and later as shown below.


- For the sign, "space" (20H) is stored when the 32-bit binary data stored in (S2•) is positive, and "-" (2DH) is stored when the 32-bit binary data stored in (S2•) is negative.

- When the number of digits of the decimal part (S1•) + 1 is set to any value other than "0", the decimal point "." (2EH) is automatically added in "number of digits of decimal part + 1"th digit.


When the number of digits of the decimal part (S1•) + 1 is set to "0", the decimal point is not added.



- When the number of digits of the decimal part (S1•) + 1 is larger than the number of digits of 32-bit binary data stored in [(S2•) + 1, (S2•)], "0" (30H) is automatically added, and the data is shifted to the right end during conversion.



- When the number of all digits stored in (S1•) excluding the sign and decimal point is larger than the number of digits of 32-bit binary data stored in [(S2•) + 1, (S2•)], "space" (20H) is stored in each digit between the sign and the numeric value.



When the number of all digits stored in (S1•) excluding the sign and decimal point is smaller than

the number of digits of 32-bit binary data stored in [$S2^{\circ}$ +1, $S2^{\circ}$], an error is caused.

- "00H" indicating the end of a character string is automatically stored at the end of a converted character string.

When the number of all digits is even, "0000H" is stored in the device after the last character.

When the number of all digits is odd, "00H" is stored in the high-order byte (8 bits) of the device storing the final character.

Related instructions

Instruction	Description
ESTR(FNC116)	Converts binary floating point data into a character string (ASCII codes) with a specified number of digits.
EVAL(FNC117)	Converts a character string (ASCII codes) into binary floating point data.
VAL(FNC201)	Converts a character string (ASCII codes) into binary data.

Errors

An operation error is caused in the following cases; The error flag M8067 turns ON, and the error code is stored in D8067.

- When the number of all digits stored in $S1^{\circ}$ is outside the following range (error code: K6706)

	Setting range
16-bit operation	2 to 8
32-bit operation	2 to 13

- When the number of digits of the decimal part stored in $S1^{\circ}$ +1 is outside the following range (error code: K6706)

	Setting range
16-bit operation	0 to 5
32-bit operation	0 to 10

- When the relationship between the number of all digits stored in $S1^{\circ}$ and the number of digits

of the decimal part stored in $S1^{\circ}$ +1 does not satisfy the following (error code: K6706)

(Number of all digits -3) \geq Number of digits of decimal part



- When the number of all digits stored in $S1^{\circ}$ including the digit for sign and the digit for decimal point is smaller than the number of digits of the binary data stored in [$S2^{\circ}$ +1, $S2^{\circ}$] (error code: K6706)

- When the devices D° and later storing a character string exceeds the corresponding device

range (error code: K6706)

Program example

In the program below, the 16-bit binary data stored in D10 is converted into a character string in accordance with the digit specification by D0 and D1 when X000 is set to ON, and then stored in D20 to D23.



26.2 FNC201 – VAL / Character String to BIN Conversion

Outline


This instruction converts a character string (ASCII codes) into binary data.

On the other hand, EVAL (FNC117) instruction converts a character string (ASCII codes) into floating point data.

→ For character strings, refer to Section 5.3.

→ For EVAL (FNC117) instruction, refer to Section 18.5.

1. Instruction format



2. Set data

Operand Type	Description	Data Type
(S•)	Head device number storing a character string to be converted into binary data	Character string
(D1•)	Head device number storing the number of all digits of the binary data acquired by conversion	16-bit binary
(D2•)	Head device number storing the binary data acquired by conversion	16- or 32-bit binary

3. Applicable devices


Oper- and Type	Bit Devices							Word Devices										Others								
	System User							Digit Specification				System User				Special Unit		Index				Con- stant		Real Number	Charac- ter String	Pointer
	X	Y	M	T	C	S	D□.b	KnX	KnY	KnM	KnS	T	C	D	R	U□	∇	G□	V	Z	Modify	K	H	E	"□"	P
(S•)											✓	✓	✓	✓							✓					
(D1•)											✓	✓	✓	✓							✓					
(D2•)								✓	✓	✓	✓	✓	✓	✓	✓						✓					

Explanation of function and operation


1. 16-bit operation (VAL and VALP)

1) A character string stored in (S•) and later is converted into 16-bit binary data. The number of all digits of the binary data acquired for conversion is stored in (D1•), the number of digits of the decimal part is stored in (D1•) +1, and the converted binary data is stored in (D2•).

In converting a character string into binary data, the data from (S•) to a device number storing "00H" is handled as a character string in byte units.



For example, when a character string "-123.45" is specified in (S•) and later, the conversion result is stored in (D1•) and (D2•) as shown below.



2) Character string to be converted

a) Number of characters of character string and the numeric range when the decimal point is ignored

	Description
Number of all characters (digits)	2 to 8
Number of characters (digits) of decimal part	0 to 5 and smaller than "number of all digits -3"
Numeric range when decimal point is ignored	-32768 to +32767 Example: 123.45 → 12345

b)

Character types used in characters to be converted


		Character type
Sign	Positive numeric value	"Space" (20H)
	Negative numeric value	"-" (2DH)
Decimal point		"." (2EH)
Number		"0" (30H) to "9" (39H)

3) **D1•** stores the number of all digits. The number of all digits indicates the number of all characters (including the number, sign and decimal point).

4) **D1•**+1 stores the number of digits of the decimal part. The number of digits of the decimal part indicates the number of all characters after the decimal point "." (2EH).

5) **D2•** stores 16-bit data (bin) converted from a character string with the decimal point ignored.

In the character string located in **S•** and later, "space" (20H) and "0" (30H) characters between the sign and the first number other than "0" are ignored in the conversion to 16-bit binary data




2. 32-bit operation (DVAL and DVALP)


1) A character string stored in **S•** and later is converted into 32-bit binary data. The number of all

digits of the binary data acquired for conversion is stored in $(D1)$, the number of digits of the decimal part is stored in $(D1) + 1$, and the binary data is stored in $[(D2) + 1, (D2)]$.

In conversion from a character string into binary data, the data from (S) to a device number storing "00H" is handled as a character string in byte units.



For example, when a character string "-12345.678" is specified in (S) and later, the conversion result is stored in $(D1)$ and $(D2)$ as shown below.



2) Character string to be converted

a) Number of characters of character string and the numeric range when the decimal point is ignored


	Description
Number of all characters (digits)	2 to 13
Number of characters (digits) of decimal part	0 to 10 and smaller than "number of all digits - 3"
Numeric range when decimal point is ignored	-2,147,483,648 to +2,147,483,647 Example: 12345.678 → "12345678"

b) Character types used in characters to be converted

		Character type
Sign	Positive numeric value	"Space" (20H)
	Negative numeric value	"-" (2DH)
Decimal point		"," (2EH)
Number		"0" (30H) to "9" (39H)

- 3) $(D1)$ stores the number of all digits. The number of all digits indicates the number of all characters (including the number, sign and decimal point).
- 4) $(D1) + 1$ stores the number of digits of the decimal part. The number of digits of the decimal part indicates the number of all characters after the decimal point "," (2EH).
- 5) $[(D2) + 1, (D2)]$ stores 16-bit data (bin) converted from a character string with the decimal point ignored.

For the character string located in (S) and later, the "space" (20H) and "0" (30H) characters between the sign and the first number other than "0" are ignored in the conversion to 32-bit binary data.



Related instructions

Instruction	Description
ESTR(FNC116)	Converts binary floating point data into a character string (ASCII code) with a specified number of digits.
EVAL(FNC117)	Converts a character string (ASCII code) into binary floating point data.
STR(FNC200)	Converts binary data into a character string (ASCII code).

Caution

Store sign data, "space (20H)" or "-" (2DH)", must be stored in the 1st byte (lower order 8 bits of the head device set in (S)).

Only the ASCII code data "0 (30H)" to "9 (39H)", "space (20H)" and "decimal point (2EH)" can be

stored from the 2nd byte to the "00H" at the end of the character string in (S•) .

If "-" (2DH)" is stored in the 2nd byte or later, an operation error (error code: K6706) occurs.

Errors

An operation error is caused in the following cases; The error flag M8067 turns ON, and the error code is stored in D8067.

- When the number of characters of the character string to be converted (S•) and later) is outside the following ranges (error code: K6706)

	Setting range
16-bit operation	2 to 8
32-bit operation	2 to 13

- When the number of characters after the decimal point of the character string to be converted (S•) and later) is outside the following ranges (error code: K6706)

	Setting range
16-bit operation	0 to 5
32-bit operation	0 to 10

- When the relationship between the number of all characters in the character string to be converted (S•) and later) and the number of characters after the decimal point does not satisfy the following (error code: K6706)

(Number of all characters -3) ≥ Number of characters after the decimal point

- When the sign is set to any ASCII code other than "space" (20H) and "-" (2DH) (error code: K6706)
- When a digit of a number is set to any ASCII code other than "0" (30H) to "9" (39H) or a decimal point "." (2EH) (error code: K6706)
- When the decimal point "." (2EH) is set two or more times in the character string to be converted (S•) and later) (error code: K6706)



- When the binary data acquired by conversion is outside the following range (error code: K6706)

	Setting range
16-bit operation	-32768 to 32767
32-bit operation	-2,147,483,648 to 2,147,483,647



- When "00H" is not present in the location from (S•) to the final device number (error code: K6706)

Program example

1) In the program below, the character string data stored in D20 to D22 is regarded as an integer value, converted into a binary value, and stored in D0 when X000 is set to ON.



2) In the program below, the character string data stored in D20 to D24 is regarded as an integer value, converted into a binary value, and stored in D0 when X000 is set to ON.



26.3 FNC202 – \$+ / Link Character Strings

Outline

This instruction links a character string to another character string.

→ For handling of character strings, refer to Section 5.3.

1. Instruction format

16-bit Instruction		Mnemonic	Operation Condition	32-bit Instruction	
FNC 202	\$+	\$+	Continuous Operation Pulse (Single) Operation		
	P	\$+P			

2. Set data

Operand Type	Description	Data Type
(S1•)	Head device number storing the link source data (character string) or directly specified character string	Character string
(S2•)	Head device number storing the link data (character string) or directly specified character string	
(D•)	Head device number storing the linked data (character string)	

3. Applicable devices


Oper- and Type	Bit Devices							Word Devices							Others								
	System User							Digit Specification				System User			Special Unit	Index			Con-stant	Real Number	Charac-ter String	Pointer	
	X	Y	M	T	C	S	D□.b	KnX	KnY	KnM	KnS	T	C	D	R	U□□G□□	V	Z	Modify	K	H	E	"□"
(S1•)							✓	✓	✓	✓	✓	✓	✓	✓	✓			✓				✓	
(S2•)							✓	✓	✓	✓	✓	✓	✓	✓	✓			✓				✓	
(D•)								✓	✓	✓	✓	✓	✓	✓	✓			✓					

Explanation of function and operation

1. 16-bit operation (\$+ and \$+P)

The character string data stored in (S2•) and later is linked to the end of the character string data stored in (S1•) and later, and the linked data is stored to devices starting from (D•).

A character string stored in (S1•) or (S2•) or later indicates the data from the specified device to the first "00H" in units of byte.



- In linking, "00H" indicating the end of a character string specified in (S1•) is ignored, and a

character string specified in **S2•** is linked to the last character specified in **S1•**

When a character string is linked, "00H" is automatically added at the end.

- When the number of characters after linking is odd, "00H" is stored in the high-order byte of the device storing the last character.
- When the number of characters after linking is even, "0000H" is stored in the device after the last character.

Cautions

- When directly specifying a character string, up to 32 characters can be specified (input). However, this limitation in the number of characters is not applied when a word device is specified in **S1•** or **S2•**.

- When the values in both **S1•** and **S2•** start from "00H" (that is, when the number of characters is "0"), "0000H" is stored in **D•**.

Errors

An operation error is caused in the following cases; The error flag M8067 turns ON, and the error code is stored in D8067.



- When the number of devices after a device number specified by **D•** is smaller than the number of devices required to store all linked character strings (that is, when "00H" cannot be stored after all character strings and the last character) (error code: K6706)

- When the same device is specified in **S1•**, **S2•** and **D•** as a device for storing a character string (error code: K6706)

- When "00H" is not set within the corresponding device range after the device specified by **S1•** or **S2•** (error code: K6706)

Program example

In the program example shown below, a character string stored in D10 to D12 (abcde) is linked to the character string "ABCD", and the result is stored to D100 and later when X000 turns ON.



26.4 FNC203 – LEN / Character String Length Detection

Outline

This instruction detects the number of characters (bytes) of a specified character string.

→ For handling of character strings, refer to Section 5.3.

1. Instruction format

FNC 203 LEN	P	16-bit Instruction	Mnemonic	Operation Condition	32-bit Instruction	Mnemonic	Operation Condition
		5 steps	LEN LENP	Continuous Operation Pulse (Single) Operation	— —	— —	

2. Set data

Operand Type	Description	Data Type
(S•)	Head device number storing a character string whose length is to be detected	Character string
(D•)	Device number storing the detected character string length (number of bytes)	16-bit binary

3. Applicable devices


Oper- and Type	Bit Devices								Word Devices										Others					
	System User								Digit Specification				System User				Special Unit	Index		Con- stant	Real Number	Charac- ter String	Pointer	
	X	Y	M	T	C	S	D□.b		KnX	KnY	KnM	KnS	T	C	D	R	U□\G□	V	Z	Modify	K	H	E	"□"
(S•)								✓	✓	✓	✓	✓	✓	✓	✓	✓			✓					
(D•)									✓	✓	✓	✓	✓	✓	✓	✓			✓					

Explanation of function and operation


1. 16-bit operation (LEN and LENP)

The length of a character string stored in (S•) and later is detected, and stored to (D•). Data starting from (S•) until the first device storing "00H" is handled as a character string in units of

byte.



For example, when "ABCDEFGHI" is stored in (S) and later as shown below, K9 is stored to (D).



Caution

- This instruction can handle character codes other than ASCII codes, but the character string length is handled in byte units (8 bits). Accordingly, in the case of character codes in which 2 bytes express 1 character such as shift JIS codes, the length of 1 character is detected as "2".



Errors

An operation error is caused in the following cases; The error flag M8067 turns ON, and the error code is stored in D8067.

- When "00H" is not set within the corresponding device range after a device specified by (S) (error code: K6706)
- When the detected number of characters is "32768" or more (error code: K6706)

Program example

In the program example shown below, the length of a character string stored in D0 and later is output in 4-digit BCD to Y040 to Y057 when X000 turns ON.



26.5 FNC204 – RIGHT / Extracting Character String Data from the Right

Outline

This instruction extracts a specified number of characters from the right end of a specified character string.

→ For handling of character strings, refer to Section 5.3.

1. Instruction format

FNC 204		16-bit Instruction		32-bit Instruction	
Mnemonic	Operation Condition	Mnemonic	Operation Condition	Mnemonic	Operation Condition
RIGHT		RIGHT		—	—
		RIGHTP		—	—
	7 steps				

2. Set data

Operand Type	Description	Data Type
(S)	Head device number storing a character string	Character string
(D)	Head device number storing extracted character string	
n	Number of characters to be extracted	16-bit binary

3. Applicable devices

Oper- and Type	Bit Devices								Word Devices								Others											
	System User								Digit Specification				System User				Special Unit	Index			Con- stant	Real Number	Charac- ter String	Pointer				
	X	Y	M	T	C	S	D	b	KnX	KnY	KnM	KnS	T	C	D	R	U	V	G	W	V	Z	Modify	K	H	E	"□"	P
(S•)								✓	✓	✓	✓	✓	✓	✓	✓	✓						✓						
(D•)									✓	✓	✓	✓	✓	✓	✓	✓						✓						
n														✓	✓								✓	✓				

Explanation of function and operation

1. 16-bit operation (RIGHT and RIGHTP)


“n” characters are extracted from the right end (that is, from the end) of the character string data stored in (S•) and later, and stored to (D•) and later.

If the number of characters specified by “n” is “0”, the NULL code (0000H) is stored to (D•)


When characters are extracted from a character string, “00H” is automatically added at the end of the extracted characters.

- When the number of extracted characters is odd, “00H” is stored in the high-order byte of a device storing the last character.

- When the number of extracted characters is even, “0000H” is stored in the device after the last character.



In the case of “n = 5”



- A character string stored in **S•** and later indicates data stored in devices from the specified device until "00H" is first detected in byte units.

Cautions

When handling character codes other than ASCII codes, note the following contents:

- The number of characters is handled in byte units (8 bits). Accordingly, in the case of character codes in which 2 bytes express 1 character such as shift JIS codes, the length of 1 character is detected as "2".
- When extracting characters from a character string including character codes in which 2 bytes express 1 character such as shift JIS codes, consider the number of characters to be extracted in units of character codes for 1 character.

Note that the expected character code is not given if only 1 byte is executed out of a 2-byte character code.



Errors

An operation error is caused in the following cases; The error flag M8067 turns ON, and the error code is stored in D8067.

- When "00H" is not set within the corresponding device range after a device specified by **S•** (error code: K6706)
- When "n" exceeds the number of characters specified by **S•** (error code: K6706)
- When the number of devices after a device number specified by **D•** is smaller than the number of devices required to store extracted "n" characters (that is, when "00H" cannot be stored after all character strings and the last character) (error code: K6706)
- When "n" is a negative value (error code: K6706)

Program example

In the program example shown below, 4 characters are extracted from the right end of the character string data stored in R0 and later, and stored to D0 and later when X000 turns ON.



26.6 FNC205 – LEFT / Extracting Character String Data from the Left

Outline

This instruction extracts a specified number of characters from the left end of a specified character string.

→ For handling of character strings, refer to Section 5.3.

1. Instruction format

FNC 205 LEFT	P	<table border="1"> <tr> <th>16-bit Instruction</th> <th>Mnemonic</th> <th>Operation Condition</th> </tr> <tr> <td>7 steps</td> <td>LEFT LEFTP</td> <td> Continuous Operation Pulse (Single) Operation </td> </tr> </table>	16-bit Instruction	Mnemonic	Operation Condition	7 steps	LEFT LEFTP	Continuous Operation Pulse (Single) Operation	<table border="1"> <tr> <th>32-bit Instruction</th> <th>Mnemonic</th> <th>Operation Condition</th> </tr> <tr> <td></td> <td>—</td> <td>—</td> </tr> </table>	32-bit Instruction	Mnemonic	Operation Condition		—	—
16-bit Instruction	Mnemonic	Operation Condition													
7 steps	LEFT LEFTP	Continuous Operation Pulse (Single) Operation													
32-bit Instruction	Mnemonic	Operation Condition													
	—	—													

2. Set data

Operand Type	Description	Data Type
(S)	Head device number storing a character string	Character string
(D)	Head device number storing extracted character string	
n	Number of characters to be extracted	16-bit binary

3. Applicable devices

Oper- and Type	Bit Devices							Word Devices							Others									
	System User							Digit Specification				System User			Special Unit	Index		Con- stant	Real Number	Charac- ter String	Pointer			
	X	Y	M	T	C	S	D□.b	KnX	KnY	KnM	KnS	T	C	D	R	U□V□G□	V	Z	Modify	K	H	E	"□"	P
(S)							✓	✓	✓	✓	✓	✓	✓	✓	✓			✓						
(D)								✓	✓	✓	✓	✓	✓	✓	✓			✓						
n													✓	✓					✓	✓				

Explanation of function and operation

1. 16-bit operation (LEFT and LEFTP)


“n” characters are extracted from the left end (that is, from the head) of the character string data stored in **S•** and later and stored to **D•** and later

If the number of characters specified by “n” is “0”, the NULL code (0000H) is stored to **D•**.

When characters are extracted from a character string, “00H” is automatically added at the end of the extracted characters.

- When the number of extracted characters is odd, “00H” is stored in the high-order byte of a device storing the last character.

- When the number of extracted characters is even, “0000H” is stored in the device after the last character.



- A character string stored in **S•** and later indicates data stored in devices from the specified device until "00H" is first detected in byte units.

Cautions

When handling character codes other than ASCII codes, note the following contents:

- The number of characters is handled in byte units (8 bits). Accordingly, in the case of character codes in which 2 bytes express 1 character such as shift JIS codes, the length of 1 character is detected as “2”.
- When extracting characters from a character string including character codes in which 2 bytes express 1 character such as shift JIS codes, consider the number of characters to be extracted in

units of character codes for 1 character.

Note that the expected character code is not given if only 1 byte is executed out of a 2-byte character code.


Errors

An operation error is caused in the following cases; The error flag M8067 turns ON, and the error code is stored in D8067.

- When "00H" is not set within the corresponding device range after a device specified by **S•** (error code: K6706)
- When "n" exceeds the number of characters specified by **S•** (error code: K6706)
- When the number of devices after a device number specified by **D•** is smaller than the number of devices required to store extracted "n" characters (that is, when "00H" cannot be stored after all character strings and the last character) (error code: K6706)
- When "n" is a negative value (error code: K6706)

Program example

In the program example shown below, the number of characters which is equivalent to the number stored in D0 are extracted from the left end of the character string data stored in D100 and later, and stored to R10 and later when X010 turns ON.





26.7 FNC206 – MIDR / Random Selection of Character Strings

Outline

This instruction extracts a specified number of characters from arbitrary positions of a specified character string.

→ For handling of character strings, refer to Section 5.3.

1. Instruction format

FNC 206	MIDR	P	16-bit Instruction	Mnemonic	Operation Condition	32-bit Instruction	Mnemonic	Operation Condition
7 steps	MIDR	MIDRP		Continuous Operation		—	—	—

2. Set data

Operand Type	Description	Data Type
(S1)	Head device number storing a character string	Character string
(D)	Head device number storing extracted character string	
(S2)	Head device number specifying the head position and number of characters to be extracted (S2) : Head character position (S2) +1 : Number of characters	16-bit binary

3. Applicable devices

Oper- and Type	Bit Devices							Word Devices								Others							
	System User							Digit Specification				System User				Special Unit		Index		Con-stant	Real Number	Charac-ter String	Pointer
	X	Y	M	T	C	S	D□.b	KnX	KnY	KnM	KnS	T	C	D	R	U□V□□	V	Z	Modify	K	H	E	"□"
(S1)							✓	✓	✓	✓	✓	✓	✓	✓	✓			✓					
(D)								✓	✓	✓	✓	✓	✓	✓	✓			✓					
(S2)							✓	✓	✓	✓	✓	✓	✓	✓	✓			✓					

Explanation of function and operation

1. 16-bit operation (MIDR and MIDRP)


" (S2) +1" characters are extracted leftward from the position specified by (S2) of the character


string data stored in (S1) and later, and stored to (D) and later

When characters are extracted from a character string, "00H" is automatically added at the end of the extracted characters.


- When the number of extracted characters specified by (S2) +1 is odd, "00H" is stored in the high-order byte of a device storing the last character.

- When the number of extracted characters specified by (S2) +1 is even, "0000H" is stored in the device after the last character.





- A character string stored in (S1) and later indicates data stored in devices from the specified device until "00H" is first detected in units of byte.
- When the number of characters to be extracted specified by (S2)+1 is "0", the extraction processing is not executed
- When the number of characters to be extracted specified by (S2)+1 is "-1", the entire character string stored in (S1) and later is stored to (D) and later.



Cautions

When handling character codes other than ASCII codes, note the following contents:

- The number of characters is handled in byte units (8 bits). Accordingly, in the case of character codes in which 2 bytes express 1 character such as shift JIS code, the length of 1 character is regarded as 2 characters.
- When extracting characters from a character string including character codes in which 2 bytes express 1 character such as shift JIS codes, consider the number of characters to be extracted in units of character codes for 1 character.

Note that the expected character code is not given if only 1 byte is executed out of a 2-byte character code.


Errors


An operation error is caused in the following cases; The error flag M8067 turns ON, and the error code is stored in D8067.

- When “00H” is not set within the corresponding device range after a device specified by $S1$ (error code: K6706)
- When the value specified by $S2$ +1 exceeds the number of characters specified by $S1$ (error code: K6706)
- When the number of characters specified by $S2$ +1 from the position specified by D exceeds the device range specified by D (error code: K6706)
- When the number of devices after a device number specified by D is smaller than the number of devices required to store extracted characters as many as the number specified by $S2$ +1 (that is, when “00H” cannot be stored after all character strings and the last character) (error code: K6706)
- When $S2$ specifies a negative value (error code: K6706)
- When $S2$ +1 specifies “-2” or less (error code: K6706)
- When $S2$ +1 specifies a number larger than the number of characters specified by $S1$ (error code: K6706)

Program example

In the program example shown below, four characters are extracted from the 3rd character from the left end of the character string data stored in D10 and later, and then stored to D0 and later when X000 turns ON.





26.8 FNC207 – MIDW / Random Replacement of Character Strings

Outline

This instruction replaces the characters in arbitrary positions inside designated character string with a specified character string.

→ For handling of character strings, refer to Section 5.3.

1. Instruction format

FNC 207		Mnemonic		Operation Condition		32-bit Instruction		Mnemonic		Operation Condition	
MIDW	P	7 steps	MIDW	Continuous Operation							
			MIDWP	Pulse (Single) Operation							

2. Set data

Operand Type	Description	Data Type
(S1)	Head device number storing a character string used in overwriting	Character string
(D)	Head device number storing character string to be overwritten	
(S2)	Head device number specifying the head position and number of characters to be overwritten (S2) : Head character position to be overwritten (S2) + 1 : Number of characters to be overwritten	16-bit binary

3. Applicable devices

Oper- and Type	Bit Devices							Word Devices										Others					
	System User							Digit Specification				System User				Special Unit	Index		Constant	Real Number	Charac- ter String	Pointer	
	X	Y	M	T	C	S	D□.b	KnX	KnY	KnM	KnS	T	C	D	R	U□\G□	V	Z	Modify	K	H	E	"□"
(S1)							✓	✓	✓	✓	✓	✓	✓	✓	✓			✓					
(D)								✓	✓	✓	✓	✓	✓	✓	✓			✓					
(S2)							✓	✓	✓	✓	✓	✓	✓	✓	✓			✓					


Explanation of function and operation

1. 16-bit operation (MIDW and MIDWP)


“(S2) + 1” characters are extracted from the left end (that is, the head) of the character string

data stored in $(S1\cdot)$ and later, and stored to the position specified by $(S2\cdot)$ and later of the character


string data stored in $(D\cdot)$ and later.



- The character string stored in $(S1\cdot)$ and later or $(D\cdot)$ and later indicates data stored in devices from the specified device until "00H" is first detected in byte units.
- When the number of characters to be overwritten specified by $(S2\cdot) + 1$ is "0", the overwriting processing is not executed.
- When the number of characters to be overwritten specified by $(S2\cdot) + 1$ exceeds the last character of the character string stored in $(D\cdot)$ and later, data is stored up to the last character



- When (S2) +1 (the number of characters to be extracted) is "-1", the entire character string stored in (S1) and later is stored to (D) and later.



Cautions

This instruction can handle character codes other than ASCII codes, but please note the following:

- The number of characters is handled in byte units (8 bits). Accordingly, in the case of character codes in which 2 bytes express 1 character such as shift JIS code, the length of 1 character is regarded as 2 characters.

- When overwriting a character string including character codes in which 2 bytes express 1 character such as shift JIS codes, consider the number of characters to be extracted in units of character codes for 1 character.

Note that the expected character code is not given if only 1 byte is overwritten out of a 2-byte character code.

Errors

An operation error is caused in the following cases; The error flag M8067 turns ON, and the error code is stored in D8067.

- When "00H" is not set within the corresponding device range after a device specified

by **S1•** or **D•** (error code: K6706)

- When the value specified by **S2•** exceeds the number of characters of the character string stored in **D•** and later (error code: K6706)


- When the number of characters specified by **S2•**+1 exceeds the number of characters specified by **S1•** (error code: K6706)


- When **S2•** specifies a negative value (error code: K6706)

- When **S2•** +1 specifies "-2" or less (error code: K6706)

Program example

In the program example shown below, 4 characters are extracted from the character string data stored in D0 and later, and stored to the 3rd character (from the left end) and later for the character string data stored in D100 and later when X010 turns ON.







26.9 FNC208 – INSTR / Character string search

Outline

This instruction searches a specified character string within another character string.

1. Instruction format

FNC 208	INSTR	P	16-bit Instruction	Mnemonic	Operation Condition	32-bit Instruction	Mnemonic	Operation Condition
			9 steps	INSTR INSTRP	 Continuous Operation  Pulse (Single) Operation	—	—	

2. Set data

Operand Type	Description	Data Type
(S1)	Head device number storing a character string	Character string
(S2)	Head device number storing a character string to be searched	Character string
(D)	Head device number storing search result	16-bit binary
n	Search start position	16-bit binary


3. Applicable devices

Oper- and Type	Bit Devices							Word Devices							Others								
	System User							Digit Specification				System User			Special Unit	Index			Con- stant	Real Number	Charac- ter String	Pointer	
	X	Y	M	T	C	S	D□.b	KnX	KnY	KnM	KnS	T	C	D	R	U□\G□	V	Z	Modify	K	H	E	"□"
(S1•)											✓	✓	✓	✓				✓				✓	
(S2•)											✓	✓	✓	✓				✓					
(D•)											✓	✓	✓	✓				✓					
n														✓					✓	✓			


Explanation of function and operation

1. 16-bit operation (INSTR and INSTRP)

1) The character string stored in (S1•) and higher is searched for within the character string (S2•) and higher. The search begins at the "n"th character from the left end (head character) of (S2•) and the search result is stored in (D•). The search result provides the first matching character (located from the left end (head character)) in (S2•).



- 2) When the searched character string is not detected, "0" is stored in (D•).
- 3) When the search start position "n" is a negative number or "0", search processing is not executed.
- 4) A character string can be directly specified in the character string (S1•).




Errors

An operation error is caused in the following cases; The error flag M8067 turns ON, and the error code is stored in D8067.

- When the search start position "n" exceeds the number of characters stored in **S2•** (error code: K6706)
- When "00H (NULL)" is not located within the corresponding device range starting from **S1•** (error code: K6706)
- When "00H (NULL)" is not located within the corresponding device range starting from **S2•** (error code: K6706)

Program example

1) In the program example below, the character string "CI23" (D0 and later) is searched from the 5th character from the left end (head character) of the character string "CI2312CIM" (R0 and later) when X000 is set to ON. The search result is stored in D100



Character string to be searched R0

	b15-----b8	b7-----b0
R0	49H(I)	43H(C)
R1	33H(3)	32H(2)
R2	32H(2)	31H(1)
R3	49H(I)	43H(C)
R4	00H	4DH(M)

"CI2312CIM"

These characters are not searched because the search start position is "5".
 ← The search source character string is searched from the 5th character.

Character string D0

	b15-----b8	b7-----b0
D0	49H(I)	43H(C)
D1	33H(3)	32H(2)
D2		00H

"CI23"



D100 0

Because the searched character string is not detected, "0" is stored.




26.10 FNC209 – \$MOV / Character String Transfer

Outline

This instruction transfers character string data.

→ For handling of character strings, refer to Section 5.3.

1. Instruction format

FNC 209 \$MOV	P	<table border="1"> <tr> <th>16-bit Instruction</th> <th>Mnemonic</th> <th>Operation Condition</th> </tr> <tr> <td>5 steps</td> <td>\$MOV \$MOVP</td> <td>  Continuous Operation Pulse (Single) Operation </td> </tr> </table>	16-bit Instruction	Mnemonic	Operation Condition	5 steps	\$MOV \$MOVP	 Continuous Operation Pulse (Single) Operation	<table border="1"> <tr> <th>32-bit Instruction</th> <th>Mnemonic</th> <th>Operation Condition</th> </tr> <tr> <td></td> <td>—</td> <td>—</td> </tr> </table>	32-bit Instruction	Mnemonic	Operation Condition		—	—
16-bit Instruction	Mnemonic	Operation Condition													
5 steps	\$MOV \$MOVP	 Continuous Operation Pulse (Single) Operation													
32-bit Instruction	Mnemonic	Operation Condition													
	—	—													

2. Set data

Operand Type	Description	Data Type
(S•)	Directly specified character string (up to 32 characters) or head device number storing character string which is handled as the transfer source	Character string
(D•)	Head device number storing transferred character string	

3. Applicable devices



Oper- and Type	Bit Devices							Word Devices										Others							
	System User							Digit Specification				System User				Special Unit		Index				Constant	Real Number	Charac- ter String	Pointer
	X	Y	M	T	C	S	D□.b	KnX	KnY	KnM	KnS	T	C	D	R	U□	G□	V	Z	Modify	K	H	E	"□"	P
(S•)							✓	✓	✓	✓	✓	✓	✓	✓	✓				✓					✓	
(D•)								✓	✓	✓	✓	✓	✓	✓	✓				✓						

Explanation of function and operation

1. 16-bit operation (\$MOV and \$MOVP)


The character string data stored in the device specified by (S•) and later is transferred to the device specified by (D•) and later.

From the device number specified by (S•) to a device after that which stores "00H" in its high-order or loworder byte are transferred at one time.




Even if the device range "(S•) to (S•) + n" storing the transfer source character string data overlaps the device range "(D•) to (D•) + n/2" storing the transferred character string data, transfer is executed.

For example, when a character string stored in D10 to D13 is transferred to D11 to D14, the transfer is executed as shown below:



Caution

When "00H" is stored in the low-order byte of (S•)+n, "00H" is stored to both the high-order byte and low order byte of (D•) +n.




Errors


An operation error is caused in the following cases; The error flag M8067 turns ON, and the error code is stored in D8067.

- When "00H" does not exist in the range specified from device (S•) (error code: K6706)
- When the specified character string cannot be stored in devices from the device specified by (D•) to the last device (error code: K6706)

Program example

In the program example shown below, character string data stored in D10 to D12 is transferred to D20 through D22.





27. Data Operation 3 – FNC210 to FNC219

FNC210 to FNC219 provide instructions for reading last-in data and controlling leftward/rightward shift instructions with carry.

FNC No.	Mnemonic	Symbol	Function	Reference
210	FDEL		Deleting Data from Tables	Section 27.1
211	FINS		Inserting Data to Tables	Section 27.2
212	POP		Shift Last Data Read [FILO Control]	Section 27.3
213	SFR		16-bit data n Bit Shift Right with Carry	Section 27.4
214	SFL		16-bit data n Bit Shift Left with Carry	Section 27.5
215	-			-
216	-			-
217	-			-
218	-			-
219	-			-

27.1 FNC210 – FDEL / Deleting Data from Tables

Outline

This instruction deletes an arbitrary data from a data table.

1. Instruction format

<table border="1"> <tr> <td>FNC 210</td> <td></td> </tr> <tr> <td>FDEL</td> <td>P</td> </tr> </table>	FNC 210		FDEL	P	<table border="1"> <tr> <th>16-bit Instruction</th> <th>Mnemonic</th> <th>Operation Condition</th> </tr> <tr> <td rowspan="2">7 steps</td> <td>FDEL</td> <td></td> </tr> <tr> <td>FDELP</td> <td></td> </tr> </table>	16-bit Instruction	Mnemonic	Operation Condition	7 steps	FDEL		FDELP		<table border="1"> <tr> <th>32-bit Instruction</th> <th>Mnemonic</th> <th>Operation Condition</th> </tr> <tr> <td></td> <td>—</td> <td></td> </tr> <tr> <td></td> <td>—</td> <td></td> </tr> </table>	32-bit Instruction	Mnemonic	Operation Condition		—			—	
	FNC 210																						
FDEL	P																						
16-bit Instruction	Mnemonic	Operation Condition																					
7 steps	FDEL																						
	FDELP																						
32-bit Instruction	Mnemonic	Operation Condition																					
	—																						
	—																						

2. Set data

Operand Type	Description	Data Type
(S•)	Device number storing deleted data	16-bit binary
(D•)	Head device number in data table	
n	Position of deleted data in table	


3. Applicable devices

Oper- and Type	Bit Devices							Word Devices							Others																				
	System User							Digit Specification				System User				Special Unit	Index			Con- stant	Real Number	Charac- ter String	Pointer												
	X	Y	M	T	C	S	D□.b	KnX	KnY	KnM	KnS	T	C	D	R	U□\G□	V	Z	Modify	K	H	E	"□"	P											
(S•)													✓	✓	✓	✓																			
(D•)														✓	✓	✓	✓																		
n																										✓	✓								

Explanation of function and operation

1. 16-bit operation (FDEL and FDELP)

"n"th data is deleted from a data table (stored in (D•) and later), and the deleted data is stored in (S•). "n+1"th data and later in the data table are shifted forward one by one, and the number of stored data is subtracted by "-1".



Caution

- The device range used in a data table should be controlled by the user.

The data table has (D•) data starting from the next device ((D•)+1) after (D•) indicating the number of stored data.

→ Refer to the program example.

Related instruction

Instruction	Description
FINS(FNC211)	Inserts data into an arbitrary position in a data table.

Errors

An operation error is caused in the following cases; The error flag M8067 turns ON, and the error


code is stored in D8067.

- When the table position "n" of the data to be deleted exceeds the amount of data stored (error code: K6706)
- When the value "n" exceeds the device range of the data table **(D•)** (error code: K6706)
- When the FNC210 instruction is executed under the condition "n ≤ 0" (error code: K6706)
- When the amount of data stored specified in **(D•)** is "0" (error code: K6706)
- When the data table range exceeds the corresponding device range (error code: K6706)

Program example

In the program shown below, the 2nd data entry is deleted from the data table stored in D100 to D105, and the deleted data is stored in D0.

When the amount of data stored is "0", however, the FDEL (FNC210) instruction is not executed. (The device range used in the data table is D100 to D107).



27.2 FNC211 – FINS / Inserting Data to Tables

Outline

This instruction inserts data into an arbitrary position in a data table.

1. Instruction format

FNC 211		16-bit Instruction		Mnemonic		Operation Condition		32-bit Instruction		Mnemonic		Operation Condition	
...	FINS	7 steps	FINS	Continuous Operation									
	P		FINS P	Pulse (Single) Operation									

2. Set data

Operand Type	Description	Data Type
(S•)	Device number storing inserted data	16-bit binary
(D•)	Head device number in data table	
n	Data insertion position in table	

3. Applicable devices



Oper- and Type	Bit Devices							Word Devices							Others									
	System User							Digit Specification				System User			Special Unit	Index			Con- stant	Real Number	Charac- ter String	Pointer		
	X	Y	M	T	C	S	D□.b	KnX	KnY	KnM	KnS	T	C	D	R	U□\G□	V	Z	Modify	K	H	E	"□"	P
(S•)											✓	✓	✓	✓				✓	✓	✓				
(D•)											✓	✓	✓	✓				✓						
n													✓	✓					✓	✓				

Explanation of function and operation

1. 16-bit operation (FINS and FINSP)

16-bit data (S•) is inserted in "n"th position in a data table (stored in (D•) and later).

"n"th data and later in the data table are shifted backward one by one, and the number of stored data is added by "1".



Caution

- The device range used in a data table should be controlled by the user.

The data table has (D•) data starting from the next device ((D•) +1) after (D•) indicating the number of stored data.

→ Refer to the program example.

Related instruction

Instruction	Description
FDEL(FNC210)	Deletes an arbitrary data entry from a data table.

Errors



An operation error is caused in the following cases; The error flag M8067 turns ON, and the error code is stored in D8067.

- When the table position "n" for data insertion exceeds the amount of stored data plus 1 (error code: K6706)
- When the value "n" exceeds the device range of the data table **(D•)** (error code: K6706)
- When FNC211 instruction is executed under the condition " $n \leq 0$ " (error code: K6706)
- When the data table range exceeds the corresponding device range (error code: K6706)

Program example

In the program shown below, data stored in D100 is inserted into the 3rd position of the data table stored in D0 to D4.

When the amount of data stored exceeds "7", however, the FINS (FNC211) instruction is not executed. (The device range used in the data table is D0 to D7)



27.3 FNC212 – POP / Shift Last Data Read [FILO Control]

Outline

This instruction reads the last data written by shift write (SFWR) instruction for FILO control.

→ For SFWR (FNC 38) instruction, refer to Section 11.9.

1. Instruction format

FNC 212 POP	P	16-bit Instruction Mnemonic: POP, POPP Operation Condition: POP: Continuous Operation POPP: Pulse (Single) Operation	32-bit Instruction Mnemonic: — Operation Condition: —
----------------	---	---	--

2. Set data


Operand Type	Description	Data Type
(S•)	Head device number storing first-in data (including pointer data)	16-bit binary
(D•)	Device number storing last-out data	
n	Length of data array (Add "1" because pointer data is also included.) $2 \leq n \leq 512$	

3. Applicable devices

Oper- and Type	Bit Devices								Word Devices								Others							
	System User								Digit Specification				System User				Special Unit	Index			Con-stant	Real Number	Charac-ter String	Pointer
	X	Y	M	T	C	S	D□.b		KnX	KnY	KnM	KnS	T	C	D	R	U□\G□	V	Z	Modify	K	H	E	"□"
(S•)									✓	✓	✓	✓	✓	✓	✓	✓			✓					
(D•)									✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓					
n																				✓	✓			

Explanation of function and operation

1. 16-bit operation (POP and POPP)




Data for FILO control

	Description
(S•)	Pointer data (amount of data stored)
(S•) +1	Data area (First-in data written by shift write (SFWR) instruction)
(S•) +2	
(S•) +3	
⋮	
(S•) +n-3	
(S•) +n-2	
(S•) +n-1	

- Every time the instruction is executed for the word devices (S•) to (S•) +n-1, a device (S•) + Pointer data (S•) " is read to (D•). (The last data entry written by the shift write (SFWR)

instruction for first-in first-out control is read to (D•). Specify “n” in the range from “2” to “512”.

- Subtract “1” from the value of the pointer data (S•)



Related device

→ For the zero flag use method, refer to Subsection 6.5.2

Device	Name	Description
M8020	Zero flag	Turns ON when the instruction is executed while the pointer (S•) is “0”.

Related instructions

Instruction	Description
SFWR(FNC 38)	Shift write [for FIFO/FILO control]
SFRD(FNC 39)	Shift read [for FIFO control]

Cautions

• When this instruction is programmed in the continuous operation type, the instruction is executed in every operation cycle. As a result, an expected operation may not be achieved.

Usually, program this instruction in the “pulse operation type”, or let this instruction be executed by a “pulsed command contact”.

• When the current value of the pointer (S•) is “0”, the zero flag M8020 turns ON and the instruction is not executed.

Check in advance using a comparison instruction whether the current value of (S•) satisfies “ $1 \leq (S•) \leq n-1$ ”, and then execute this instruction.

• When the current value of the pointer (S•) is “1”, “0” is written to (S•) and the zero flag M8020 turns ON.


Error

An operation error is caused in the following cases; The error flag M8067 turns ON, and the error code is stored in D8067.

- When (S•) is larger than “n-1” (error code: K6706)
- When (S•) is smaller than “0” (error code: K6706)


Program example

Among values stored in D20 input first to D101 to D106, the last value input is stored to D10, and “1” is subtracted from the number of stored data (pointer D100) every time X000 turns ON.



When the first-in data are as shown in the table below

Pointer	D100	K3
Data	D101	H1234
	D102	H5678
	D103	HABCD
	D104	H0000
	D105	H0000
	D106	H0000



27.4 FNC213 – SFR / Bit Shift Right with Carry

Outline

This instruction shifts 16 bits stored in a word device rightward by “n” bits.

1. Instruction format

FNC 213 SFR		16-bit Instruction		Mnemonic	Operation Condition	32-bit Instruction		Mnemonic	Operation Condition
	P	5 steps	SFR		Continuous Operation			—	
			SFRP		Pulse (Single) Operation			—	

2. Set data


Operand Type	Description	Data Type
(D•)	Device number storing data to be shifted	16-bit binary
n	Number of times of shift (0 ≤ n ≤ 15)	

3. Applicable devices

Oper- and Type	Bit Devices							Word Devices							Others									
	System User				Digit Specification			System User				Special Unit	Index		Con- stant	Real Number	Charac- ter String	Pointer						
	X	Y	M	T	C	S	D□.b	KnX	KnY	KnM	KnS	T	C	D	R	U□\G□	V	Z	Modify	K	H	E	"□"	P
(D•)								✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓						
n							✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓		✓	✓				

Explanation of function and operation

1. 16-bit operation (SFR and SFRP)



1) 16 bits stored in a word device (D•) are shifted rightward by “n” bits.


Specify a value in the range from “0” to “15” as “n”.

If “16” or larger value is specified as “n”, 16 bits are shifted rightward by the remainder of “n/16”.

For example, when “n” is set to “18”, 16 bits are shifted rightward by 2 bits (18/16 = 1 ... 2).


2) The ON (1)/OFF (0) status of the “n”th bit (bit “n-1”) in the word device (D•) is transferred to the carry flag M8022.

3) “0” is set to “n” bits from the most significant bit.



When a bit device is specified by digit specification

4°K□bits are shifted according to the data bit specification.



Related device

→ For the carry flag use method, refer to Subsection 6.5.2.

Device	Name	Description
M8022	Carry flag	Shifts the ON/OFF status of bit "n-1".


Error


An operation error is caused in the following cases; The error flag M8067 turns ON, and the error code is stored in D8067.

- When a negative value is set to "n" (error code: K6706)

Program example

In the program example shown below, the contents of Y010 to Y023 are shifted rightward by the number of bits specified by D0 when X020 turns ON.





27.5 FNC214 – SFL / Bit Shift Left with Carry

Outline

This instruction shifts 16 bits stored in a word device leftward by “n” bits.

1. Instruction format

<table border="1"> <tr> <td>FNC 214</td> <td rowspan="2">P</td> </tr> <tr> <td>SFL</td> </tr> </table>	FNC 214	P	SFL	<table border="1"> <tr> <th>16-bit Instruction</th> <th>Mnemonic</th> <th>Operation Condition</th> </tr> <tr> <td>5 steps</td> <td>SFL SFLP</td> <td> Continuous Operation Pulse (Single) Operation </td> </tr> </table>	16-bit Instruction	Mnemonic	Operation Condition	5 steps	SFL SFLP	Continuous Operation Pulse (Single) Operation	<table border="1"> <tr> <th>32-bit Instruction</th> <th>Mnemonic</th> <th>Operation Condition</th> </tr> <tr> <td></td> <td>—</td> <td>—</td> </tr> </table>	32-bit Instruction	Mnemonic	Operation Condition		—	—
	FNC 214		P														
SFL																	
16-bit Instruction	Mnemonic	Operation Condition															
5 steps	SFL SFLP	Continuous Operation Pulse (Single) Operation															
32-bit Instruction	Mnemonic	Operation Condition															
	—	—															

2. Set data


Operand Type	Description	Data Type
D•	Device number storing data to be shifted	16-bit binary
n	Number of times of shift ($0 \leq n \leq 15$)	

3. Applicable devices

Oper- and Type	Bit Devices							Word Devices							Others								
	System User				Digit Specification			System User				Special Unit	Index			Constant	Real Number	Character String	Pointer				
	X	Y	M	T	C	S	D□.b	KnX	KnY	KnM	KnS	T	C	D	R	U□\G□	V	Z	Modify	K	H	E	"□"
D•								✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓					
n							✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓		✓	✓			

Explanation of function and operation

1. 16-bit operation (SFL and SFLP)



1) 16 bits stored in a word device **D•** are shifted leftward by “n” bits.


Specify a value in the range from “0” to “15” as “n”.

If “16” or larger value is specified as “n”, 16 bits are shifted leftward by the remainder of “n/16”.

For example, when “n” is set to “18”, 16 bits are shifted leftward by 2 bits ($18/16 = 1 \dots 2$).



2) The ON (1)/OFF (0) status of the “n+1”th bit (bit “n”) in the word device (D•) is transferred to the carry flag M8022.

3) “0” is set to “n” bits from the least significant bit.



When a bit device is specified by digit specification

4°K□bits are shifted according to the data of bit specification



Related device

→ For the carry flag use method, refer to Subsection 6.5.2

Device	Name	Description
M8022	Carry flag	Shifts the ON/OFF status of bit “n”.


Error

An operation error is caused in the following cases; The error flag M8067 turns ON, and the error code is stored in D8067.

- When a negative value is set to “n” (error code: K6706)

Program example

In the program example shown below, the contents of Y010 to Y017 are shifted leftward by the number of bits specified by D0 when X020 turns ON



28. Data Comparison – FNC220 to FNC249

FNC220 to FNC249 provide data comparison instructions which can be handled as contact symbols in programming such as LD, AND and OR.

FNC No.	Mnemonic	Symbol	Function	Reference
220	-			-
221	-			-
222	-			-
223	-			-
224	LD#		Load Compare (S1) = (S2)	Section 28.1
225	LD>		Load Compare (S1) > (S2)	Section 28.1
226	LD<		Load Compare (S1) < (S2)	Section 28.1
227	-			-
228	LD<>		Load Compare (S1) ≠ (S2)	Section 28.1
229	LD<=#		Load Compare (S1) ≤ (S2)	Section 28.1
230	LD>=#		Load Compare (S1) ≥ (S2)	Section 28.1
231	-			-
232	AND#		AND Compare (S1) = (S2)	Section 28.2
233	AND>		AND Compare (S1) > (S2)	Section 28.2
234	AND<		AND Compare (S1) < (S2)	Section 28.2
235	-			-
236	AND<>		AND Compare (S1) ≠ (S2)	Section 28.2
237	AND<=#		AND Compare (S1) ≤ (S2)	Section 28.2
238	AND>=#		AND Compare (S1) ≥ (S2)	Section 28.2

FNC No.	Mnemonic	Symbol	Function	Reference
239	-			-
240	OR=		OR Compare (S1) = (S2)	Section 28.3
241	OR>		OR Compare (S1) > (S2)	Section 28.3
242	OR<		OR Compare (S1) < (S2)	Section 28.3
243	-			-
244	OR<>		OR Compare (S1) != (S2)	Section 28.3
245	OR<=		OR Compare (S1) <= (S2)	Section 28.3
246	OR>=		OR Compare (S1) >= (S2)	Section 28.3
247	-			-
248	-			-
249	-			-

28.1 FNC224~230 – LD =, >, <, <>, <=, >= / Data Comparison

Outline

These instructions compare numeric values, and set a contact to ON when the condition agrees so that an operation is started.

1. Instruction format

D	FNC 224 LD=	16-bit Instruction	Mnemonic	Operation Condition	32-bit Instruction	Mnemonic	Operation Condition
		5 steps	LD=	Continuous Operation	9 steps	LDD=	Continuous Operation
D	FNC 225 LD>	16-bit Instruction	Mnemonic	Operation Condition	32-bit Instruction	Mnemonic	Operation Condition
		5 steps	LD>	Continuous Operation	9 steps	LDD>	Continuous Operation
D	FNC 226 LD<	16-bit Instruction	Mnemonic	Operation Condition	32-bit Instruction	Mnemonic	Operation Condition
		5 steps	LD<	Continuous Operation	9 steps	LDD<	Continuous Operation
D	FNC 228 LD<>	16-bit Instruction	Mnemonic	Operation Condition	32-bit Instruction	Mnemonic	Operation Condition
		5 steps	LD<>	Continuous Operation	9 steps	LDD<>	Continuous Operation
D	FNC 229 LD<=	16-bit Instruction	Mnemonic	Operation Condition	32-bit Instruction	Mnemonic	Operation Condition
		5 steps	LD<=	Continuous Operation	9 steps	LDD<=	Continuous Operation
D	FNC 230 LD>=	16-bit Instruction	Mnemonic	Operation Condition	32-bit Instruction	Mnemonic	Operation Condition
		5 steps	LD>=	Continuous Operation	9 steps	LDD>=	Continuous Operation

2. Set data (common among FNC224 to FNC230)

Operand Type	Description	Data Type
(S1*)	Device number storing comparison data	16- or 32-bit binary
(S2*)	Device number storing comparison data	16- or 32-bit binary

3. Applicable devices (common among FNC224 to FNC230)

Oper- and Type	Bit Devices								Word Devices								Others							
	System User								Digit Specification				System User				Special Unit		Index		Con- stant	Real Number	Charac- ter String	Pointer
	X	Y	M	T	C	S	D□.b		KnX	KnY	KnM	KnS	T	C	D	R	U□\G□	V	Z	Modify	K	H	E	"□"
(S1*)								✓	✓	✓	✓	✓	✓	✓	✓	▲	✓	✓	✓	✓	✓			
(S2*)								✓	✓	✓	✓	✓	✓	✓	✓	▲	✓	✓	✓	✓	✓			

▲: This function is supported only in HCA8/HCA8CPLCs.

Explanation of function and operation

FNC224 to FNC230 are data comparison instructions connected to bus lines.

The contents of (S1*) are compared with the contents of (S2*) in the binary format, and a contact becomes conductive (ON) or non-conductive (OFF) depending on the comparison result.

FNC No.	16-bit instruction	32-bit instruction	ON condition	OFF condition
224	LD=	LDD=	$(S1) = (S2)$	$(S1) \neq (S2)$
225	LD>	LDD>	$(S1) > (S2)$	$(S1) \leq (S2)$
226	LD<	LDD<	$(S1) < (S2)$	$(S1) \geq (S2)$
228	LD<>	LDD<>	$(S1) \neq (S2)$	$(S1) = (S2)$
229	LD<=	LDD<=	$(S1) \leq (S2)$	$(S1) > (S2)$
230	LD>=	LDD>=	$(S1) \geq (S2)$	$(S1) < (S2)$

Cautions

1. Negative value

When the most significant bit is "1" in the data stored in $(S1)$ or $(S2)$, it is regarded as a negative value in comparison.

- In the 16-bit operation: bit 15
- In the 32-bit operation: bit 31

2. When using 32-bit counters (including 32-bit high speed counters)

Make sure to execute the 32-bit operation (such as "LDD=", "LDD>" and "LDD<") when comparing 32-bit counters (C200 to C255).

If a 32-bit counter is specified in the 16-bit operation (such as "LD=", "LD>" and "LD<"), a program error or operation error will occur.

3. Programming of data comparison instructions

When programming in GX Developer, symbols " \leq " and " \geq " cannot be input.

Separate " \leq " into "<" and "=", and separate " \geq " into ">" and "=" in input.

The input procedure is described below:

Operating procedure

a) Display the circuit program edit window, and put the cursor in a position where a data comparison instruction is to be used.


b) Input "Instruction" → "space" → "value or device" → "space" → "value or device".

For an input example, refer to "Instruction input window in GX Developer" shown below.


c) Click the [OK] button.

d) Input other contacts and coil drive units consecutively.

Instruction input window in GX Developer



Program example



When the current value of the counter C10 is "200", Y010 is driven

When the contents of D200 are "-29" or more and X001 is ON, Y011 is set.

When the contents of the counter C200 are less than "K678,493" or when M3 turns ON, M50 is driven.

28.2 FNC232~238 – AND=, >, <, <>, <=, >= / Data Comparison

Outline

These instructions compare numeric values, and set a contact to ON when the condition agrees

1. Instruction format

Instruction	16-bit Instruction	Mnemonic	Operation Condition	32-bit Instruction	Mnemonic	Operation Condition
FNC 232 AND=	5 steps	AND=	Continuous Operation	9 steps	ANDD=	Continuous Operation
FNC 233 AND>	5 steps	AND>	Continuous Operation	9 steps	ANDD>	Continuous Operation
FNC 234 AND<	5 steps	AND<	Continuous Operation	9 steps	ANDD<	Continuous Operation
FNC 236 AND<>	5 steps	AND<>	Continuous Operation	9 steps	ANDD<>	Continuous Operation
FNC 237 AND<=	5 steps	AND<=	Continuous Operation	9 steps	ANDD<=	Continuous Operation
FNC 238 AND>=	5 steps	AND>=	Continuous Operation	9 steps	ANDD>=	Continuous Operation

2. Set data (common among FNC232 to FNC238)

Operand Type	Description	Data Type
(S1•)	Device number storing comparison data	16- or 32-bit binary
(S2•)	Device number storing comparison data	16- or 32-bit binary

3. Applicable devices (common among FNC232 to FNC238)

Oper- and Type	Bit Devices								Word Devices								Others											
	System User								Digit Specification				System User				Special Unit		Index		Con- stant	Real Number	Charac- ter String	Pointer				
	X	Y	M	T	C	S	D	□.b	KnX	KnY	KnM	KnS	T	C	D	R	U	□	V	□	V	Z	Modify	K	H	E	"□"	P
(S1•)								✓	✓	✓	✓	✓	✓	✓	✓	▲				✓	✓	✓	✓	✓				
(S2•)								✓	✓	✓	✓	✓	✓	✓	✓	▲				✓	✓	✓	✓	✓				

▲: This function is supported only in HCA8/HCA8CPLCs.

Explanation of function and operation

FNC232 to FNC237 are data comparison instructions connected to other contacts in series.

The contents of (S1•) are compared with the contents of (S2•) in binary format, and a contact becomes conductive (ON) or non-conductive (OFF) depending on the comparison result.

FNC No.	16-bit instruction	32-bit instruction	ON condition	OFF condition
232	AND=	ANDD=	(S1•) = (S2•)	(S1•) ≠ (S2•)
233	AND>	ANDD>	(S1•) > (S2•)	(S1•) ≤ (S2•)
234	AND<	ANDD<	(S1•) < (S2•)	(S1•) ≥ (S2•)
236	AND<>	ANDD<>	(S1•) ≠ (S2•)	(S1•) = (S2•)
237	AND≤	ANDD≤	(S1•) ≤ (S2•)	(S1•) < (S2•)
238	AND≥	ANDD≥	(S1•) ≥ (S2•)	(S1•) > (S2•)

Cautions

1. Negative value

When the most significant bit is "1" in the data stored in (S1•) or (S2•), it is regarded as a negative value in comparison.

- In the 16-bit operation: bit 15
- In the 32-bit operation: bit 31

2. When using 32-bit counters (including 32-bit high speed counters)

Make sure to execute the 32-bit operation (such as "ANDD=", "ANDD>" and "ANDD<") when comparing 32-bit counters (C200 to C255).

If a 32-bit counter is specified in the 16-bit operation (such as "AND=", "AND>" and "AND<"), a program error or operation error will occur.

3. Programming of data comparison instructions


When programming in GX Developer, symbols "≤" and "≥" cannot be input.

Separate " \leq " into "<" and "=", and separate " \geq " into ">" and "=".
The input procedure is described below:


Operating procedure

- Display the circuit program edit window, and put the cursor in a position where a data comparison instruction is to be used.
- Input "Instruction" → "space" → "value or device" → "space" → "value or device".
For an input example, refer to "Instruction input window in GX Developer" shown below.
- Click the [OK] button.
- Input other contacts and coil drive units consecutively.

Instruction input window in GX Developer



Program example



When X000 is ON and the current value of the counter C10 is "200" Y010 is driven.

When X001 is OFF and the contents of the data register D0 are not "-10", Y011 is set.













When X002 is ON, when the contents of the data registers D11 and D10 are less than "K678,493", or when M3 turns ON, M50 is driven.

28.3 FNC240~246 – OR=, >, <, <>, <=, >= / Data Comparison

Outline

These instructions compare numeric values, and set a contact to ON when the condition agrees.

1. Instruction format

D	FNC 240 OR=	16-bit Instruction	Mnemonic	Operation Condition	32-bit Instruction	Mnemonic	Operation Condition
		5 steps	OR=	 Continuous Operation	9 steps	ORD=	 Continuous Operation
D	FNC 241 OR>	16-bit Instruction	Mnemonic	Operation Condition	32-bit Instruction	Mnemonic	Operation Condition
		5 steps	OR>	 Continuous Operation	9 steps	ORD>	 Continuous Operation
D	FNC 242 OR<	16-bit Instruction	Mnemonic	Operation Condition	32-bit Instruction	Mnemonic	Operation Condition
		5 steps	OR<	 Continuous Operation	9 steps	ORD<	 Continuous Operation
D	FNC 244 OR<>	16-bit Instruction	Mnemonic	Operation Condition	32-bit Instruction	Mnemonic	Operation Condition
		5 steps	OR<>	 Continuous Operation	9 steps	ORD<>	 Continuous Operation
D	FNC 245 OR<=	16-bit Instruction	Mnemonic	Operation Condition	32-bit Instruction	Mnemonic	Operation Condition
		5 steps	OR<=	 Continuous Operation	9 steps	ORD<=	 Continuous Operation
D	FNC 246 OR>=	16-bit Instruction	Mnemonic	Operation Condition	32-bit Instruction	Mnemonic	Operation Condition
		5 steps	OR>=	 Continuous Operation	9 steps	ORD>=	 Continuous Operation

2. Set data (common among FNC240 to FNC246)

Operand Type	Description	Data Type
(S1•)	Device number storing comparison data	16- or 32-bit binary
(S2•)	Device number storing comparison data	16- or 32-bit binary

3. Applicable devices (common among FNC240 to FNC246)

Oper- and Type	Bit Devices							Word Devices							Others								
	System User							Digit Specification				System User			Special Unit	Index		Con- stant	Real Number	Charac- ter String	Pointer		
	X	Y	M	T	C	S	D□.b	KnX	KnY	KnM	KnS	T	C	D	R	U□\G□	V	Z	Modify	K	H	E	"□"
(S1•)							✓	✓	✓	✓	✓	✓	✓	✓	▲	✓	✓	✓	✓	✓			
(S2•)							✓	✓	✓	✓	✓	✓	✓	✓	▲	✓	✓	✓	✓	✓			

▲: This function is supported only in HCA8/HCA8CPLCs.

Explanation of function and operation

FNC240 to 246 are data comparison instructions connected to other contacts in parallel.

The contents of (S1•) are compared with the contents of (S2•) in binary format, and a contact becomes conductive (ON) or non-conductive (OFF) depending on the comparison result.

FNC No.	16-bit instruction	32-bit instruction	ON condition	OFF condition
240	OR=	ORD=	$(S1) = (S2)$	$(S1) \neq (S2)$
241	OR>	ORD>	$(S1) > (S2)$	$(S1) \leq (S2)$
242	OR<	ORD<	$(S1) < (S2)$	$(S1) \geq (S2)$
244	OR<>	ORD<>	$(S1) \neq (S2)$	$(S1) = (S2)$
245	OR<=	ORD<=	$(S1) \leq (S2)$	$(S1) > (S2)$
246	OR>=	ORD>=	$(S1) \geq (S2)$	$(S1) < (S2)$

Cautions

1. Negative value

When the most significant bit is "1" in the data stored in $(S1)$ or $(S2)$, it is regarded as a negative value in comparison.

- In the 16-bit operation: bit 15
- In the 32-bit operation: bit 31

2. When using 32-bit counters (including 32-bit high speed counters)

Make sure to execute the 32-bit operation (such as "ORD=", "ORD>" and "ORD<") when comparing 32-bit counters (C200 to C255).

If a 32-bit counter is specified in the 16-bit operation (such as "ORD=", "OR>" and "OR<"), a program error or operation error will occur.

3. Programming of data comparison instructions

When programming in GX Developer, symbols " \leq " and " \geq " cannot be input.

Separate " \leq " into "<" and "=", and separate " \geq " into ">" and "=".

The input procedure is described below:

Operating procedure

a) Display the circuit program edit window, and put the cursor in a position where a data comparison instruction is to be used.


b) Input "Instruction" → "space" → "value or device" → "space" → "value or device".

For an input example, refer to "Instruction input window in GX Developer" shown below.


c) Click the [OK] button.

d) Input other contacts and coil drive units consecutively.

Instruction input window in GX Developer



Program example




When X001 turns ON or when the current value of the counter C10 is "200", Y000 is driven.

When X002 and M30 turn ON or when the contents of the data registers D101 and D100 are more than "K100,000" M60 is driven.

29. Data Table Operation – FNC250 to FNC269

FNC No.	Mnemonic	Symbol	Function	Reference
250	-			-
251	-			-
252	-			-
253	-			-
254	-			-
255	-			-
256	LIMIT		Limit Control	Section 29.1
257	BAND		Dead Band Control	Section 29.2
258	ZONE		Zone Control	Section 29.3
259	SCL		Scaling (Coordinate by Point Data)	Section 29.4
260	DABIN		Decimal ASCII to BIN Conversion	Section 29.5
261	BINDA		BIN to Decimal ASCII Conversion	Section 29.6







262	-			-
263	-			-
264	-			-
265	-			-
266	-			-
267	-			-
268	-			-
269	SCL2		Scaling 2 (Coordinate by X/Y Data)	Section 29.7

29.1 FNC256 – LIMIT / Limit Control





Outline

This instruction provides the upper limit value and lower limit value for an input numeric value, and controls the output value using these limit values.

1. Instruction format

	FNC 256		16-bit Instruction	Mnemonic	Operation Condition	32-bit Instruction	Mnemonic	Operation Condition
	LIMIT		9 steps	LIMIT LIMITP	 	17 steps	DLIMIT DLIMITP	 

2. Set data

Operand Type	Description	Data Type
	Lower limit value (minimum output value)	16- or 32-bit binary
	Upper limit value (maximum output value)	
	Input value controlled by the upper and lower limit values	
	Head device number storing the output value controlled by the upper and lower limit values	

3. Applicable devices


Oper- and Type	Bit Devices						Word Devices										Others							
	System User						Digit Specification				System User				Special Unit		Index		Con- stant		Real Number	Charac- ter String	Pointer	
	X	Y	M	T	C	S	D□.b	KnX	KnY	KnM	KnS	T	C	D	R	U□\G□	V	Z	Modify	K	H	E	"□"	P
(S1•)								✓	✓	✓	✓	✓	✓	✓	✓	✓			✓	✓	✓			
(S2•)								✓	✓	✓	✓	✓	✓	✓	✓	✓			✓	✓	✓			
(S3•)								✓	✓	✓	✓	✓	✓	✓	✓	✓			✓					
(D•)									✓	✓	✓	✓	✓	✓	✓	✓			✓					

Explanation of function and operation


1. 16-bit operation (LIMIT and LIMITP)

Depending on how the input value (16-bit binary value) specified by (S3•) compares to the range between (S1•) and (S2•), the output value (D•) is controlled.

The output value is controlled as shown below:




- In the case of " (S1•) Lower limit value > (S3•) Input value" (S1•) Lower limit value → (D•) Output value
- In the case of " (S2•) Upper limit value < (S3•) Input value" (S2•) Upper limit value → (D•) Output value
- In the case of " (S1•) Lower limit value ≤ (S3•) Input value ≤ (S2•) Upper limit value" (S3•) Input value → (D•) Output value




- When controlling the output value using only the upper limit value, set "-32768" to the lower limit value specified in (S1•).
- When controlling the output value using only the lower limit value, set "32767" to the upper limit value specified in (S2•).

2. 32-bit operation (DLIMIT and DLIMITP)

Depending on how the input value (32-bit binary value) specified by [(S3•)+1, (S3•)] compares to the range between [(S1•)+1, (S1•)] and [(S2•)+1, (S2•)], the output value [(D•)+1, (D•)] is controlled.



- $(S1) + 1, (S1)$ $(S3) + 1, (S3)$ $(S1) + 1, (S1)$ $(D) + 1, (D)$
 • In the case of "Lower limit value > Input value" Lower limit value → Output value
- $(S2) + 1, (S2)$ $(S3) + 1, (S3)$ $(S2) + 1, (S2)$ $(D) + 1, (D)$
 • In the case of "Upper limit value < Input value" Upper limit value → Output value
- $(S1) + 1, (S1)$ $(S3) + 1, (S3)$ $(S2) + 1, (S2)$ $(S3) + 1, (S3)$ $(D) + 1, (D)$
 • In the case of "Lower limit value ≤ Input value ≤ Upper limit value" Input value → Output value



- When controlling the output value using only the upper limit value, set “-2,147,483,648” to the lower limit value specified in $[(S1) + 1, (S1)]$.
- When controlling the output value using only the lower limit value, set “2,147,483,647” to the upper limit value specified in $[(S2) + 1, (S2)]$.

Error


An operation error is caused when the instruction is executed in the setting status shown below; The error flag M8067 turns ON, and the error code (K6706) is stored in D8067.

	Relationship
16-bit operation	$(S1) \leq (S2)$
32-bit operation	$[(S1) + 1, (S1)] \leq [(S2) + 1, (S2)]$

Program examples


1. Program example 1

In the program example shown below, the BCD data set in X020 to X037 is controlled by the limit values “500” to “5000”, and the controlled value is output to D1 when X000 turns ON.




Operation

- In the case of “ $D0 < 500$ ”, “500” is output to D1.
- In the case of “ $500 \leq D0 \leq 5000$ ”, the value of D0 is output to D1.
- In the case of “ $D0 > 5000$ ”, “5000” is output to D1



2. Program example 2

In the program example shown below, the BCD data set in X020 to X057 is controlled by the limit values “10000” and “1,000,000”, and the controlled value is output to D11 and D10 when X000 turns ON.



Operation


- In the case of “ $(D1, D0) < 10000$ ”, “10000” is output to (D11, D10).
- In the case of “ $10000 \leq (D1, D0) \leq 1,000,000$ ”, the value of (D1, D0) is output to (D11, D10).
- In the case of “ $(D1, D0) > 1,000,000$ ”, “1,000,000” is output to (D11, D10).

29.2 FNC257 – BAND / Dead Band Control

Outline

This instruction provides the upper limit value and lower limit value of the dead band for an input numeric value, and controls the output value using these limit values.

1. Instruction format



2. Set data

Operand Type	Description	Data Type
(S1)	Lower limit value of the dead band (no-output band)	16- or 32-bit binary
(S2)	Upper limit value of the dead band (no-output band)	
(S3)	Input value controlled by the dead band	
(D)	Device number storing the output value controlled by the dead band	


3. Applicable devices

Oper- and Type	Bit Devices							Word Devices										Others						
	System User							Digit Specification				System User				Special Unit	Index		Con- stant	Real Number	Charac- ter String	Pointer		
	X	Y	M	T	C	S	D□.b	KnX	KnY	KnM	KnS	T	C	D	R	U□\G□	V	Z	Modify	K	H	E	"□"	P
(S1)								✓	✓	✓	✓	✓	✓	✓	✓	✓			✓	✓				
(S2)								✓	✓	✓	✓	✓	✓	✓	✓	✓			✓	✓				
(S3)								✓	✓	✓	✓	✓	✓	✓	✓				✓					
(D)									✓	✓	✓	✓	✓	✓	✓				✓					


Explanation of function and operation

1. 16-bit operation (BAND and BANDP)

Depending on how the input value (16-bit binary value) specified by (S3) compares to the dead band range between (S1) and (S2), the output value (D) is controlled




- In the case of " (S1) Lower limit value > (S3) Input value" (S3) Input value - (S1) Lower limit value → (D) Output value
- In the case of " (S2) Upper limit value < (S3) Input value" (S3) Input value - (S2) Upper limit value → (D) Output value
- In the case of " (S1) Lower limit value ≤ (S3) Input value ≤ (S2) Upper limit value"0 → (D) Output value




2. 32-bit operation (DBAND and DBANDP)

Depending on how the input value (32-bit binary value) specified by $[(S3) + 1, (S3)]$ compares to the dead band range between $[(S1) + 1, (S1)]$ and $[(S2) + 1, (S2)]$, the output value $[(D) + 1, (D)]$ is controlled.

The output value is controlled as shown below:



- In the case of "Lower limit value > Input value" Input value - Lower limit value → Output value
- In the case of "Upper limit value < Input value" Input value - Upper limit value → Output value
- In the case of "Lower limit value ≤ Input value ≤ Upper limit value" 0 → Output value



Caution

- When the output value overflows, it is handled as follows:
- In the 16-bit operation

The output value is a 16-bit binary value with sign. Accordingly, if the operation result is outside the range from -32768 to +32767, it is handled as follows:

Lower limit value of dead band $(S1) = 10$
 Input value $(S3) = -32768$ → Output value = -32768-10
 = 8000H-AH
 = 7FF6H
 = 32758

- In the 32-bit operation

The output value is a 32-bit binary value with sign. Accordingly, if the operation result is outside the range from -2,147,483,648 to +2,147,483,647, it is handled as follows:

$$\begin{aligned} \text{Lower limit value of dead band } [(\text{S1}) + 1, (\text{S1})] &= 1000 \\ \text{Input value } [(\text{S3}) + 1, (\text{S3})] &= -2,147,483,648 \end{aligned} \quad \Rightarrow \quad \begin{aligned} \text{Output value} &= -2,147,483,648 - 1000 \\ &= 80000000\text{H} - 000003\text{E8H} \\ &= 7\text{FFFC18H} \\ &= 2,147,482,648 \end{aligned}$$

Error


An operation error is caused when the instruction is executed in the setting status shown below; The error flag M8067 turns ON, and the error code (K6706) is stored in D8067.

	Relationship
16-bit operation	$(\text{S1}) > (\text{S2})$
32-bit operation	$[(\text{S1}) + 1, (\text{S1})] > [(\text{S2}) + 1, (\text{S2})]$

Program examples

1. Program example 1

In the program example shown below, the BCD data set in X020 to X037 is controlled by the dead band from “-1000” to “+1000”, and a controlled value is output to D1 when X000 turns ON.




Operation

- In the case of “D0 < -1000”, “D0 - (-1000)” is output to D1.
- In the case of “-1000 ≤ D0 ≤ +1000”, “0” is output to D1.
- In the case of “D0 > +1000”, “D0 - 1000” is output to D1.

2. Program example 2

In the program example shown below, the BCD data set in X020 to X057 is controlled by the dead band from “-10000” to “+10000”, and a controlled value is output to D11 and D10 when X000 turns ON.



Operation

- In the case of “(D1, D0) < -10000”, “(D1, D0) - (-10000)” is output to (D11, D10).
- In the case of “-10000 ≤ (D1, D0) ≤ +10000”, “0” is output to (D11, D10).
- In the case of “(D1, D0) > +10000”, “(D1, D0) - 10000” is output to (D11, D10)

29.3 FNC258 – ZONE / Zone Control

Outline

Depending on how the input value compares to positive or negative, the output value is controlled by the bias value specified.

1. Instruction format

FNC 258			16-bit Instruction			32-bit Instruction		
D	FNC 258	P	Mnemonic	Operation Condition	Mnemonic	Operation Condition	Mnemonic	Operation Condition
	ZONE		ZONE	Continuous Operation	DZONE	Continuous Operation	DZONE	Continuous Operation
			ZONEP	Pulse (Single) Operation	DZONEP	Pulse (Single) Operation	DZONEP	Pulse (Single) Operation
			9 steps		17 steps			

2. Set data

Operand Type	Description	Data Type
(S1)	Negative bias value to be added to the input value	16- or 32-bit binary
(S2)	Positive bias value to be added to the input value	
(S3)	Input value controlled by the zone	
(D)	Head device number storing the output value controlled by the zone	

3. Applicable devices


Oper- and Type	Bit Devices							Word Devices										Others						
	System User							Digit Specification				System User				Special Unit	Index		Con- stant	Real Number	Charac- ter String	Pointer		
	X	Y	M	T	C	S	D□.b	KnX	KnY	KnM	KnS	T	C	D	R	U□\V□	V	Z	Modify	K	H	E	"□"	P
(S1)								✓	✓	✓	✓	✓	✓	✓	✓	✓			✓	✓				
(S2)								✓	✓	✓	✓	✓	✓	✓	✓	✓			✓	✓				
(S3)								✓	✓	✓	✓	✓	✓	✓	✓	✓			✓					
(D)									✓	✓	✓	✓	✓	✓	✓	✓			✓					

Explanation of function and operation


1. 16-bit operation (ZONE and ZONEP)

The bias value specified by $(S1\cdot)$ or $(S2\cdot)$ is added to the input value specified by $(S3\cdot)$, and output to the device specified by $(D\cdot)$.

The bias value is added as shown below:




- In the case of " $(S3\cdot)$ Input value < 0 " $(S3\cdot)$ Input value + $(S1\cdot)$ Negative bias value \rightarrow $(D\cdot)$ Output value
- In the case of " $(S3\cdot)$ Input value = 0" 0 \rightarrow $(D\cdot)$ Output value
- In the case of " $(S3\cdot)$ Input value > 0 " $(S3\cdot)$ Input value + $(S2\cdot)$ Positive bias value \rightarrow $(D\cdot)$ Output value




2. 32-bit operation (DZONE and DZONEP)

The bias value specified by $[(S1\cdot)+1, (S1\cdot)]$ or $[(S2\cdot)+1, (S2\cdot)]$ is added to the input value specified by $[(S3\cdot)+1, (S3\cdot)]$, and output to the device specified by $[(D\cdot)+1, (D\cdot)]$.

The bias value is added as shown below:



- In the case of "Input value < 0 " Input value + $(S3\cdot)+1, (S3\cdot)$ Negative bias value $[(S1\cdot)+1, (S1\cdot)]$ \rightarrow Output value $(D\cdot)+1, (D\cdot)$
- In the case of "Input value = 0" 0 \rightarrow Output value $(D\cdot)+1, (D\cdot)$
- In the case of "Input value > 0 " Input value + $(S3\cdot)+1, (S3\cdot)$ Positive bias value $[(S2\cdot)+1, (S2\cdot)]$ \rightarrow Output value $(D\cdot)+1, (D\cdot)$



Caution

- When the output value overflows, it is handled as follows:

- In the 16-bit operation

The operation result is a 16-bit binary value with sign. Accordingly, if the output value is outside the range from -32768 to +32767, it is handled as follows:

$$\begin{aligned}
 &\text{Negative bias value } (S1) = -100 \\
 &\text{Input value } (S3) = -32768 \\
 &\Rightarrow \text{Output value} = -32768 + (-100) \\
 &\quad = 8000H + FF9CH \\
 &\quad = 7F9CH \\
 &\quad = 32668
 \end{aligned}$$

- In the 32-bit operation


The output value is a 32-bit binary value with sign. Accordingly, if the operation result is outside the range from -2,147,483,648 to +2,147,483,647, it is handled as follows:

$$\begin{aligned}
 &\text{Negative bias value } [(S1) + 1, (S1)] = -1000 \\
 &\text{Input value } [(S3) + 1, (S3)] = -2,147,483,648 \\
 &\Rightarrow \text{Output value} = -2,147,483,648 + (-1000) \\
 &\quad = 80000000H + FFFFFFFC18H \\
 &\quad = 7FFFFFFC18H \\
 &\quad = 2,147,482,648
 \end{aligned}$$

Program examples

1. Program example 1

In the program example shown below, the BCD data set in X020 to X037 is controlled by the zone from “-1000” to “+1000”, and the controlled value is output to D1 when X000 turns ON.




Operation

- In the case of “D0 < 0”, “D0 + (-1000)” is output to D1.
- In the case of “D = 0”, “0” is output to D1.
- In the case of “D0 > 0”, “D0 + 1000” is output to D1

2. Program example 2

In the program example shown below, the BCD data set in X020 to X057 is controlled by the zone from “-10000” to “+10000”, and the controlled value is output to D11 and D10 when X000 turns ON.



Operation

- In the case of “(D1, D0) < 0”, “(D1, D0) + (-10000)” is output to (D11, D10).
- In the case of “(D1, D0) = 0”, the “0” is output to (D11, D10).
- In the case of “(D1, D0) > 0”, “(D1, D0) + 10000” is output to (D11, D10)

29.4 FNC259 – SCL / Scaling (Coordinate by Point Data)

Outline

This instruction executes scaling of the input value using a specified data table, and outputs the result.

SCL2 (FNC269) is also available with a different data table configuration for scaling.

→ For SCL2 (FNC269) instruction, refer to Section 29.7.

1. Instruction format

FNC 259		16-bit Instruction		Mnemonic	Operation Condition	32-bit Instruction		Mnemonic	Operation Condition
D	SCL	P	7 steps	SCL	Continuous Operation	DSCL	13 steps	DSCL	Continuous Operation
				SCLP	Pulse (Single) Operation	DSCLP		DSCLP	Pulse (Single) Operation

2. Set data

Operand Type	Description	Data Type
(S1•)	Input value used in scaling or device number storing the input value	16- or 32-bit binary
(S2•)	Head device number storing the conversion table used in scaling	
(D•)	Device number storing the output value controlled by scaling	

3. Applicable devices

Oper- and Type	Bit Devices							Word Devices							Others										
	System User							Digit Specification				System User			Special Unit	Index			Con- stant	Real Number	Charac- ter String	Pointer			
	X	Y	M	T	C	S	D□.b	KnX	KnY	KnM	KnS	T	C	D	R	U□\G□	V	Z	Modify	K	H	E	"□"	P	
(S1•)							✓	✓	✓	✓	✓	✓	✓	✓	✓			✓	✓	✓					
(S2•)														✓	✓				✓						
(D•)								✓	✓	✓	✓	✓	✓	✓	✓			✓							

Explanation of function and operation


1. 16-bit operation (SCL and SCLP)

The input value specified in (S1•) is processed by scaling for the specified conversion

characteristics, and stored to a device number specified in (D•). Conversion for scaling is executed based on the data table stored in a device specified in (S2•) and later.

If the output data is not an integer, however, the number in the first decimal place is rounded.

→ For the method to set the conversion table for scaling, refer to the next page




Conversion setting data table for scaling

Set item		Device assignment in setting data table
Number of coordinate points ("5" in the case shown in the left figure)		(S2•)
Point 1	X coordinate	(S2•) +1
	Y coordinate	(S2•) +2
Point 2	X coordinate	(S2•) +3
	Y coordinate	(S2•) +4
Point 3	X coordinate	(S2•) +5
	Y coordinate	(S2•) +6
Point 4	X coordinate	(S2•) +7
	Y coordinate	(S2•) +8
Point 5	X coordinate	(S2•) +9
	Y coordinate	(S2•) +10

2. 32-bit operation (DSCL and DSCLP)

The input value specified in [(S1•) +1, (S1•)] is processed by scaling for the specified conversion characteristics, and stored to a device number specified in [(D•) +1, (D•)]. Conversion for scaling is executed based on the data table stored in a device specified in [(S2•) +1, (S2•)] and later. If the output data is not an integer, however, the number in the first decimal place is rounded.



Conversion setting data table for scaling

Set item		Device assignment in setting data table
Number of coordinate points ("5" in the case shown in the left figure)		$[(S2^{\bullet}) + 1, (S2^{\bullet})]$
Point 1	X coordinate	$[(S2^{\bullet}) + 3, (S2^{\bullet}) + 2]$
	Y coordinate	$[(S2^{\bullet}) + 5, (S2^{\bullet}) + 4]$
Point 2	X coordinate	$[(S2^{\bullet}) + 7, (S2^{\bullet}) + 6]$
	Y coordinate	$[(S2^{\bullet}) + 9, (S2^{\bullet}) + 8]$
Point 3	X coordinate	$[(S2^{\bullet}) + 11, (S2^{\bullet}) + 10]$
	Y coordinate	$[(S2^{\bullet}) + 13, (S2^{\bullet}) + 12]$
Point 4	X coordinate	$[(S2^{\bullet}) + 15, (S2^{\bullet}) + 14]$
	Y coordinate	$[(S2^{\bullet}) + 17, (S2^{\bullet}) + 16]$
Point 5	X coordinate	$[(S2^{\bullet}) + 19, (S2^{\bullet}) + 18]$
	Y coordinate	$[(S2^{\bullet}) + 21, (S2^{\bullet}) + 20]$

3. Setting the conversion table for scaling

The conversion table for scaling is set based on the data table stored in a device specified in $[(S2^{\bullet}) + 1, (S2^{\bullet})]$ and later.

The data table has the following configuration:

→ For a setting example, refer to the next page


Set item		Device assignment in setting data table	
		16-bit operation	32-bit operation
Number of coordinate points		$(S2^{\bullet})$	$[(S2^{\bullet}) + 1, (S2^{\bullet})]$
Point 1	X coordinate	$(S2^{\bullet}) + 1$	$[(S2^{\bullet}) + 3, (S2^{\bullet}) + 2]$
	Y coordinate	$(S2^{\bullet}) + 2$	$[(S2^{\bullet}) + 5, (S2^{\bullet}) + 4]$
Point 2	X coordinate	$(S2^{\bullet}) + 3$	$[(S2^{\bullet}) + 7, (S2^{\bullet}) + 6]$
	Y coordinate	$(S2^{\bullet}) + 4$	$[(S2^{\bullet}) + 9, (S2^{\bullet}) + 8]$
⋮	⋮	⋮	⋮
Point n (last)	X coordinate	$(S2^{\bullet}) + 2n - 1$	$[(S2^{\bullet}) + 4n - 1, (S2^{\bullet}) + 4n - 2]$
	Y coordinate	$(S2^{\bullet}) + 2n$	$[(S2^{\bullet}) + 4n + 1, (S2^{\bullet}) + 4n]$

Setting example of the conversion table for scaling

A setting example for the 16-bit operation is shown below.

For the 32-bit operation, set each item using a 32-bit binary value.

In the case of the conversion characteristics for scaling shown in the figure below, set the following data table.



Setting the conversion setting data table for scaling

Set item	Setting device and setting contents			Remarks	
	When R0 is specified in (S2)	R0	Setting contents		
Number of coordinate points	(S2)	R0	K10		
Point 1	X coordinate	(S2)+1	R1	K5	
	Y coordinate	(S2)+2	R2	K7	
Point 2	X coordinate	(S2)+3	R3	K20	
	Y coordinate	(S2)+4	R4	K30	
Point 3	X coordinate	(S2)+5	R5	K50	
	Y coordinate	(S2)+6	R6	K100	
Point 4	X coordinate	(S2)+7	R7	K200	When coordinates are specified using three points in this way, the output value can be set to an intermediate value. In this example, the output value (intermediate value) is specified by the Y coordinate of the point 5. If the X coordinate is the same at three points or more, the value at the second point is also output.
	Y coordinate	(S2)+8	R8	K25	
Point 5	X coordinate	(S2)+9	R9	K200	
	Y coordinate	(S2)+10	R10	K70	
Point 6	X coordinate	(S2)+11	R11	K200	
	Y coordinate	(S2)+12	R12	K250	
Point 7	X coordinate	(S2)+13	R13	K250	
	Y coordinate	(S2)+14	R14	K90	
Point 8	X coordinate	(S2)+15	R15	K350	When coordinates are specified using two points in this way, the output value is the Y coordinate at the next point. In this example, the output value is specified by the Y coordinate of the point 9.
	Y coordinate	(S2)+16	R16	K90	
Point 9	X coordinate	(S2)+17	R17	K350	
	Y coordinate	(S2)+18	R18	K30	
Point 10	X coordinate	(S2)+19	R19	K400	
	Y coordinate	(S2)+20	R20	K7	

Errors

An operation error is caused in the following cases; The error flag M8067 turns ON, and the error code is stored in D8067.

- When the Xn data is not set in the ascending order in the data table (error code: K6706)

The data table is searched from the low-order side of device numbers in the data table in the operation.


Accordingly, even if only some Xn data is set in the ascending order in the data table, the instruction is executed without operation error up to the area of the data table in which the Xn data is set in the ascending order.

- When **S1** is outside the data table (error code: K6706)
 - When the value exceeds the 32-bit data range in the middle of operation (error code: K6706)
- In this case, check whether the distance between points is not “65535” or more.
If the distance is “65535” or more, reduce the distance between points.


Program example

In the program example shown below, the value input to D0 is processed by scaling based on the conversion table for scaling set in R0 and later, and output to D10.

Program



Operation



Conversion setting data table for scaling


Set item		Device	Setting contents
Number of coordinate points		R0	K6
Point 1	X coordinate	R1	K0
	Y coordinate	R2	K0
Point 2	X coordinate	R3	K10
	Y coordinate	R4	K50
Point 3	X coordinate	R5	K30
	Y coordinate	R6	K100
Point 4	X coordinate	R7	K40
	Y coordinate	R8	K45
Point 5	X coordinate	R9	K50
	Y coordinate	R10	K30
Point 6	X coordinate	R11	K60
	Y coordinate	R12	K0

29.5 FNC260 – DABIN / Decimal ASCII to BIN Conversion

Outline

This instruction converts numeric data expressed in decimal ASCII codes (30H to 39H) into binary data.

1. Instruction format



2. Set data

Operand Type	Description	Data Type
(S)	Head device number storing data (ASCII codes) to be converted into binary data	Character string
(D)	Device number storing conversion result	16- or 32-bit binary


3. Applicable devices

Oper- and Type	Bit Devices						Word Devices								Others										
	System User						Digit Specification				System User				Special Unit	Index		Con-stant	Real Number	Charac-ter String	Pointer				
	X	Y	M	T	C	S	D□.b	KnX	KnY	KnM	KnS	T	C	D	R	U□V□□	V	Z	Modify	K	H	E	"□"	P	
(S)												✓	✓	✓	✓				✓						
(D)								✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓						


Explanation of function and operation

1. 16-bit operation (DABIN and DABINP)

1) Data stored in (S) to $(S)+2$ expressed in decimal ASCII codes (30H to 39H) is converted into 16-bit binary data, and stored in (D)



For example, when (S) to $(S)+2$ store ASCII codes expressing "-25108", 16-bit binary data is stored in (D) as follows:



2) The numeric range of data stored in (S) to $(S)+2$ is from -32768 to +32767.


3) As "sign data" (low-order byte of (S)), "20H (space)" is set when the data to be converted is positive, and "2DH (-)" is set when the data to be converted is negative.

4) An ASCII code for each digit is within the range from 30H to 39H.


5) When an ASCII code for each digit is "20H (space)" or "00H (null)", it is handled as "30H"

2. 32-bit operation (DDABIN and DDABINP)

1) Data stored in (S) to $(S)+5$ expressed in decimal ASCII codes (30H to 39H) is converted into 32-bit binary data, and stored in [$(D)+1$, (D)]



For example, when $(S \bullet)$ to $(S \bullet) + 5$ store ASCII codes expressing "-1,234,543,210", 32-bit binary data is stored in $[(D \bullet) + 1, (D \bullet)]$ as follows:



- 2) The numeric range of data stored in $(S \bullet)$ to $(S \bullet) + 5$ is from -2,147,483,648 to +2,147,483,647. The high-order byte of $(S \bullet) + 5$ is ignored.
- 3) As "sign data" (low-order byte of $(S \bullet)$), "20H (space)" is set when the data to be converted is positive, and "2DH (-)" is set when the data to be converted is negative.
- 4) An ASCII code for each digit is within the range from 30H to 39H.
- 5) When an ASCII code for each digit is "20H (space)" or "00H (NULL)", it is handled as "30H".

Related instructions

Instruction	Description
ASCI(FNC 82)	Converts hexadecimal codes into ASCII codes.
HEX(FNC 83)	Converts ASCII codes into hexadecimal codes.
STR(FNC200)	Converts binary data into a character string (ASCII codes).
VAL(FNC201)	Converts a character string (ASCII codes) into binary data.
BINDA(FNC261)	Converts binary data into decimal ASCII codes (30H to 39H).

Errors

An operation error is caused in the following cases; The error flag M8067 turns ON, and the error code is stored in D8067.


- When the sign data stored in $(S \bullet)$ is any value other than "20H (space)" or "2DH (-)" (error code: K6706)
- When an ASCII code for each digit stored in $(S \bullet)$ to $(S \bullet) + 2(5)$ is any value other than "30H" to "39H", "20H (space)", or "00H (NULL)" (error code: K6706)
- When the numeric range of $(S \bullet)$ to $(S \bullet) + 2(5)$ is outside the following range (error code: K6706)

	Setting range
16-bit operation	-32768 to 32767
32-bit operation	-2,147,483,648 to 2,147,483,647

- When (S•) to (S•) +2(5) exceeds the device range (error code: K6706)

Program example

In the program below, the sign and decimal ASCII codes in five digits stored in D20 to D22 are converted into a binary value and stored in D0 when X000 is set to ON.




29.6 FNC261 – BINDA / BIN to Decimal ASCII Conversion

Outline

This instruction converts binary data into decimal ASCII codes (30H to 39H).

1. Instruction format



2. Set data

Operand Type	Description	Data Type
(S•)	Device number storing binary data to be converted into ASCII codes	16- or 32-bit binary
(D•)	Head device number storing conversion result	Character string

3. Applicable devices


Oper- and Type	Bit Devices							Word Devices										Others						
	System User							Digit Specification				System User				Special Unit	Index		Con-stant	Real Number	Charac-ter String	Pointer		
	X	Y	M	T	C	S	D□.b	KnX	KnY	KnM	KnS	T	C	D	R	U□IG□	V	Z	Modify	K	H	E	"□"	P
(S•)								✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓				
(D•)												✓	✓	✓	✓				✓					

Explanation of function and operation


1. 16-bit operation (BINDA and BINDAP)

- 1) Each digit of 16-bit binary data stored in (S•) is converted into an ASCII code (30H to 39H), and

stored in **(D•)** and later.




For example, when **(S•)** stores "-12345", the conversion result is stored in **(D•)** and later as follows:



2) The numeric range of 16-bit binary data stored in **(S•)** is from -32768 to +32767.

3) The conversion result stored in **(D•)** is as follows:

- a) As "sign data" (low-order byte of **(D•)** "20H (space)" is set when the 16-bit binary data stored in **(S•)** is positive, and "2DH (-)" is set when 16-bit binary data stored in **(S•)** is negative.
- b) "20H (space)" is stored for "0" on the left side of the effective digits (zero suppression).




c) **(D•)** +3 is set as follows depending on the ON/OFF status of M8091


ON/OFF status	Contents of processing
M8091=OFF	(D•) +3 is set to "0000H (NULL)".
M8091=ON	(D•) +3 does not change.

2. 32-bit operation (DBINDA and DBINDAP)

- 1) Each digit of 32-bit binary data stored in [**(S•)** +1, **(S•)**] is converted into an ASCII code (30H to 39H), and stored in **(D•)** and later.



For example, when [S+1, S] stores "-12,345,678", the conversion result is stored in D and later as follows:




2) The numeric range of 32-bit binary data stored in [S+1, S] is from -2,147,483,648 to +2,147,483,647

3) The conversion result stored in D is as follows:

a) "sign data" (low-order byte of D+0) "20H (space)" is set when the 32-bit binary data stored in [S+1, S] is positive, and "2DH (-)" is set when 32-bit binary data stored in [S+1, S] is negative.

b) "20H (space)" is stored for "0" on the left side of the effective digits (zero suppression).



c) The high-order byte of D+5 is set as follows depending on the ON/OFF status of M8091.

ON/OFF status	Contents of processing
M8091=OFF	The high-order byte of D+5 is set to "00H (NULL)."
M8091=ON	The high-order byte of D+5 is set to "20H (space)."

Related devices

Device	Name	Description
M8091	Output character quantity selector signal	<ul style="list-style-type: none"> For 16-bit operation <ul style="list-style-type: none"> When M8091 is OFF, (D•)+3 is set to "0000H (NULL)." When M8091 is ON, (D•)+3 does not change. For 32-bit operation <ul style="list-style-type: none"> When M8091 is OFF, the high-order byte of (D•)+5 is set to "00H (NULL)." When M8091 is ON, the high-order byte of (D•)+5 is set to "20H (space)."

Related instructions

Instruction	Description
ASCI(FNC 82)	Converts hexadecimal values into ASCII code.
HEX(FNC 83)	Converts ASCII code into hexadecimal values.
STR(FNC200)	Converts binary data into a character string (ASCII code).
VAL(FNC201)	Converts a character string (ASCII code) into binary data.
DABIN(FNC260)	Converts numeric data expressed in decimal ASCII code (30H to 39H) into binary data.

Cautions

1. Occupied device points

The table below shows the occupied device points of (D•) for 16-bit operation(BINDA/BINDAP) when M8091 is ON/OFF and 32-bit operation (DBINDA/DBINDAP).

		Occupied Points of (D•)
16-bit operation	M8091=ON	3
	M8091=OFF	4
32-bit operation		6

Errors

An operation error is caused in the following case; The error flag M8067 turns ON, and the error code is stored in D8067.



- When the occupied device point of (D•) storing the ASCII code character string exceeds the corresponding device rang (error code: K6706).

Program example

In the program below, 16-bit binary data stored in D1000 is converted into decimal ASCII codes when X000 is set to ON, and the ASCII codes converted by PR (FNC 77) instruction are output one by one in the time division method to Y040 to Y051.

By setting to OFF the output character selector signal M8091 and setting to ON PR mode flag M8027, ASCII codes up to "00H" are output.

→ For PR mode flag and PR (FNC 77) instruction, refer to Section 15.8.



29.7 FNC269 – SCL2 / Scaling 2 (Coordinate by X/Y Data)

Outline

This instruction executes scaling of the input value using a specified data table, and outputs the result.

SCL (FNC259) is also available with a different data table configuration for scaling.

SCL2 instruction is supported in the HCA8C Series Ver. 1.30 or later.

→ For SCL (FNC259) instruction, refer to Section 29.4.

1. Instruction format

FNC 269		16-bit Instruction		Mnemonic	Operation Condition	32-bit Instruction		Mnemonic	Operation Condition
D	SCL2	P	7 steps	SCL2	Continuous Operation	13 steps	DSCL2	Continuous Operation	
				SCL2P	Pulse (Single) Operation		DSCL2P	Pulse (Single) Operation	

2. Set data

Operand Type	Description	Data Type
(S1•)	Input value used in scaling or device number storing the input value	16- or 32-bit binary
(S2•)	Head device number storing the conversion table used in scaling	
(D•)	Device number storing the output value controlled by scaling	

3. Applicable devices

Oper- and Type	Bit Devices							Word Devices										Others						
	System User							Digit Specification				System User				Special Unit		Index		Con-stant		Real Number	Charac-ter String	Pointer
	X	Y	M	T	C	S	D□.b	KnX	KnY	KnM	KnS	T	C	D	R	U□\G□	V	Z	Modify	K	H	E	"□"	P
(S1•)							✓	✓	✓	✓	✓	✓	✓	✓	✓			✓	✓	✓				
(S2•)													✓	✓				✓						
(D•)							✓	✓	✓	✓	✓	✓	✓	✓	✓			✓						


Explanation of function and operation

1. 16-bit operation (SCL2 and SCL2P)

The input value specified in (S1•) is processed by scaling for the specified conversion characteristics, and stored to a device number specified in (D•). Conversion for scaling is executed based on the data table stored in a device specified in (S2•) and later.

If the output data is not an integer, however, the number in the first decimal place is rounded.

→ For the method to set the conversion table for scaling, refer to the next page





Conversion setting data table for scaling

Set item		Device assignment in setting data table
Number of coordinate points ("5" in the case shown in the left figure)		(S2•)
X coordinate	Point 1	(S2•) +1
	Point 2	(S2•) +2
	Point 3	(S2•) +3
	Point 4	(S2•) +4
	Point 5	(S2•) +5
Y coordinate	Point 1	(S2•) +6
	Point 2	(S2•) +7
	Point 3	(S2•) +8
	Point 4	(S2•) +9
	Point 5	(S2•) +10

2. 32-bit operation (DSCL2 and DSCL2P)

The input value specified in [(S1•) +1, (S1•)] is processed by scaling for the specified conversion characteristics, and stored to a device number specified in [(D•) +1, (D•)]. Conversion for scaling is executed based on the data table stored in a device specified in [(S2•) +1, (S2•)] and later. If the output data is not an integer, however, the number in the first decimal place is rounded.



Conversion setting data table for scaling

Set item		Device assignment in setting data table
Number of coordinate points ("5" in the case shown in the left figure)		$[(S2^{\bullet}) + 1, (S2^{\bullet})]$
X coordinate	Point 1	$[(S2^{\bullet}) + 3, (S2^{\bullet}) + 2]$
	Point 2	$[(S2^{\bullet}) + 5, (S2^{\bullet}) + 4]$
	Point 3	$[(S2^{\bullet}) + 7, (S2^{\bullet}) + 6]$
	Point 4	$[(S2^{\bullet}) + 9, (S2^{\bullet}) + 8]$
	Point 5	$[(S2^{\bullet}) + 11, (S2^{\bullet}) + 10]$
Y coordinate	Point 1	$[(S2^{\bullet}) + 13, (S2^{\bullet}) + 12]$
	Point 2	$[(S2^{\bullet}) + 15, (S2^{\bullet}) + 14]$
	Point 3	$[(S2^{\bullet}) + 17, (S2^{\bullet}) + 16]$
	Point 4	$[(S2^{\bullet}) + 19, (S2^{\bullet}) + 18]$
	Point 5	$[(S2^{\bullet}) + 21, (S2^{\bullet}) + 20]$

3. Setting the conversion table for scaling

The conversion table for scaling is set based on the data table stored in a device specified in $[(S2^{\bullet}) + 1, (S2^{\bullet})]$ and later.

The data table has the following configuration:

→ For a setting example, refer to the next page.


Set item		Device assignment in setting data table	
		16-bit operation	32-bit operation
Number of coordinate points		$(S2^{\bullet})$	$[(S2^{\bullet}) + 1, (S2^{\bullet})]$
X coordinate	Point 1	$(S2^{\bullet}) + 1$	$[(S2^{\bullet}) + 3, (S2^{\bullet}) + 2]$
	Point 2	$(S2^{\bullet}) + 2$	$[(S2^{\bullet}) + 5, (S2^{\bullet}) + 4]$
	⋮	⋮	⋮
	Point n (last)	$(S2^{\bullet}) + n$	$[(S2^{\bullet}) + 2n + 1, (S2^{\bullet}) + 2n]$
Y coordinate	Point 1	$(S2^{\bullet}) + n + 1$	$[(S2^{\bullet}) + 2n + 3, (S2^{\bullet}) + 2n + 2]$
	Point 2	$(S2^{\bullet}) + n + 2$	$[(S2^{\bullet}) + 2n + 5, (S2^{\bullet}) + 2n + 4]$
	⋮	⋮	⋮
	Point n (last)	$(S2^{\bullet}) + 2n$	$[(S2^{\bullet}) + 4n + 1, (S2^{\bullet}) + 4n]$

Setting example of the conversion table for scaling

A setting example for the 16-bit operation is shown below.

For the 32-bit operation, set each item using 32-bit binary value.

In the case of the conversion characteristics for scaling shown in the figure below, set the following data table.



Setting the conversion setting data table for scaling

Set item	Setting device and setting contents			Remarks	
	When R0 is specified in (S2*)		Setting contents		
Number of coordinate points	(S2*)	R0	K10		
X coordinate	Point 1	(S2*) +1	R1	K5	
	Point 2	(S2*) +2	R2	K20	
	Point 3	(S2*) +3	R3	K50	
	Point 4	(S2*) +4	R4	K200	
	Point 5	(S2*) +5	R5	K200	Refer to *1.
	Point 6	(S2*) +6	R6	K200	
	Point 7	(S2*) +7	R7	K250	
	Point 8	(S2*) +8	R8	K350	
	Point 9	(S2*) +9	R9	K350	Refer to *2.
	Point 10	(S2*) +10	R10	K400	
Y coordinate	Point 1	(S2*) +11	R11	K7	
	Point 2	(S2*) +12	R12	K30	
	Point 3	(S2*) +13	R13	K100	
	Point 4	(S2*) +14	R14	K25	
	Point 5	(S2*) +15	R15	K70	Refer to *1.
	Point 6	(S2*) +16	R16	K250	
	Point 7	(S2*) +17	R17	K90	
	Point 8	(S2*) +18	R18	K90	
	Point 9	(S2*) +19	R19	K30	Refer to *2.
	Point 10	(S2*) +20	R20	K7	

*1. When coordinates are specified using three points as shown in the points 4, 5 and 6, the output value can be set to an intermediate value.

In this example, the output value (intermediate value) is specified by the Y coordinate of the point 5. If the X coordinate is same at three points or more, the value at the second point is output also.

*2. When coordinates are specified using two points as shown in the points 8 and 9, the output value is the Y coordinate at the next point.

In this example, the output value is specified by the Y coordinate of the point 9

Errors

An operation error is caused in the following cases; The error flag M8067 turns ON, and the error

code is stored in D8067.

- When the Xn data is not set in the ascending order in the data table (error code: K6706)

The data table is searched from the low-order side of the device numbers in the data table in the operation.

Accordingly, even if only some Xn data is set in the ascending order in the data table, the instruction is executed without operation error up to the area of the data table in which the Xn data is set in the ascending order.

- When **(S1)** is outside the data table (error code: K6706)
- When the value exceeds the 32-bit data range in the middle of operation (error code: K6706)


In this case, check whether the distance between points is not “65535” or more.

If the distance is “65535” or more, reduce the distance between points.


Program example

In the program example shown below, the value input to D0 is processed by scaling based on the conversion table for scaling set in R0 and later, and output to D10.

Program



Operation








Conversion setting data table for scaling

Set item		Device	Setting contents
Number of coordinate points		R0	K6
X coordinate	Point 1	R1	K0
	Point 2	R2	K10
	Point 3	R3	K30
	Point 4	R4	K40
	Point 5	R5	K50
	Point 6	R6	K60
Y coordinate	Point 1	R7	K0
	Point 2	R8	K50
	Point 3	R9	K100
	Point 4	R10	K45
	Point 5	R11	K30
	Point 6	R12	K0

30. External Device Communication

(Inverter Communication) – FNC270 to FNC274

FNC270 to FNC274 provide instructions for controlling operations and reading/writing parameters while two or more FREQROL inverters are connected.

FNC No.	Mnemonic	Symbol	Function	Reference
270	IVCK		Inverter Status Check	Section 30.1
271	IVDR		Inverter Drive	Section 30.2
272	IVRD		Inverter Parameter Read	Section 30.3
273	IWR		Inverter Parameter Write	Section 30.4
274	IVBWR		Inverter Parameter Block Write	Section 30.5

30.1 FNC270 – IVCK / Inverter Status Check




Outline

This instruction reads the operation status of an inverter to a PLC using the computer link operation function of the inverter. Applicable inverters vary depending on the version.

This instruction corresponds to the EXTR (K10) instruction in the HCA5Series.

→ **For detailed explanation of the instruction, refer to the Data Communication Edition**

1. Instruction format

FNC 270 IVCK	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <th style="font-size: small;">16-bit Instruction</th> <th style="font-size: small;">Mnemonic</th> <th style="font-size: small;">Operation Condition</th> </tr> <tr> <td style="text-align: center;">9 steps</td> <td style="text-align: center;">IVCK</td> <td style="text-align: center;">  Continuous Operation </td> </tr> </table>	16-bit Instruction	Mnemonic	Operation Condition	9 steps	IVCK	 Continuous Operation	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <th style="font-size: small;">32-bit Instruction</th> <th style="font-size: small;">Mnemonic</th> <th style="font-size: small;">Operation Condition</th> </tr> <tr> <td style="text-align: center;">—</td> <td style="text-align: center;">—</td> <td style="text-align: center;">—</td> </tr> </table>	32-bit Instruction	Mnemonic	Operation Condition	—	—	—
16-bit Instruction	Mnemonic	Operation Condition												
9 steps	IVCK	 Continuous Operation												
32-bit Instruction	Mnemonic	Operation Condition												
—	—	—												

2. Set data

Operand Type	Description	Data Type
(S1•)	Inverter station number (K0 to K31)	16-bit binary
(S2•)	Inverter instruction code (shown on the next page)	
(D•)	Device number storing the read value	
n	Channel to be used (K1: ch 1, K2: ch 2)*1	

3. Applicable devices


Oper- and Type	Bit Devices							Word Devices							Others								
	System User							Digit Specification				System User			Special Unit	Index		Con- stant	Real Number	Charac- ter String	Pointer		
	X	Y	M	T	C	S	D□.b	KnX	KnY	KnM	KnS	T	C	D	R	U□\G□	V	Z	Modify	K	H	E	"□"
(S1•)														▲				✓	✓	✓			
(S2•)														✓				✓	✓	✓			
(D•)								✓	✓	✓				✓				✓					
n																		✓	✓				

Explanation of function and operation

→ For detailed explanation of the instruction, refer to the Data Communication Edition manual.

1. 16-bit operation (IVCK)

The operation status corresponding to the instruction code*1 specified in (S2•) of an inverter connected to communication port n whose station number is specified in (S1•) is read and transferred to (D•)



*1. Refer to the instruction code list shown on the next page.

Refer to the pages in the inverter manual on which the computer link function is explained in detail.

2. Instruction codes of inverters

The table below shows the inverter instruction codes, (S2•), along with their functions.

For instruction codes, refer to the pages in the inverter manual where the computer link function is explained in detail.

Instruction code of inverter (S2*)	Read contents	Corresponding inverter									
		F700	A700	E700	D700	V500	F500	A500	E500	S500	
H7B	Operation mode	✓	✓	✓	✓	✓	✓	✓	✓	✓	
H6F	Output frequency (number of rotations)	✓	✓	✓	✓	✓	✓	✓	✓	✓	
H70	Output current	✓	✓	✓	✓	✓	✓	✓	✓	✓	
H71	Output voltage	✓	✓	✓	✓	✓	✓	✓	✓	-	
H72	Special monitor	✓	✓	✓	✓	✓	✓	✓	-	-	
H73	Special monitor selection number	✓	✓	✓	✓	✓	✓	✓	-	-	
H74	Abnormal contents	✓	✓	✓	✓	✓	✓	✓	✓	✓	
H75	Abnormal contents	✓	✓	✓	✓	✓	✓	✓	✓	✓	
H76	Abnormal contents	✓	✓	✓	✓	✓	✓	✓	✓	-	
H77	Abnormal contents	✓	✓	✓	✓	✓	✓	✓	✓	-	
H79	Inverter status monitor (extension)	✓	✓	✓	✓	-	-	-	-	-	
H7A	Inverter status monitor	✓	✓	✓	✓	✓	✓	✓	✓	✓	
H6E	Set frequency (read from EEPROM)	✓	✓	✓	✓	✓	✓	✓	✓	✓	
H6D	Set frequency (read from RAM)	✓	✓	✓	✓	✓	✓	✓	✓	✓	

3. Related devices

→ For the instruction execution complete flag use method, refer to Subsection 6.5.2.

Number		Description	Number		Description
ch1	ch2		ch1	ch2	
M8029		Instruction execution complete	D8063	D8438	Error code of serial communication error
M8063	M8438	Serial communication error	D8150	D8155	Response wait time in inverter communication
M8151	M8156	Inverter communicating* ¹	D8151	D8156	Step number in inverter communication* ²
M8152	M8157	Inverter communication error* ¹	D8152	D8157	Error code of inverter communication error* ¹
M8153	M8158	Inverter communication error latch* ¹	D8153	D8158	Latch of inverter communication error occurrence step* ²
M8154	M8159	IVBWR instruction error* ¹	D8154	D8159	IVBWR instruction error parameter number* ²

*1. Cleared when the PLC mode switches from STOP to RUN.

*2. Initial value: -1

Cautions

→ For other cautions, refer to the Data Communication Edition manual.

- It is not permitted to use the RS (FNC 80)/RS2 (FNC 87) instruction and an inverter communication instruction (FNC270 to FNC274) for the same port.
- Two or more inverter communication instructions (FNC270 to FNC274) can be driven for the same port at the same time.

30.2 FNC271 – IVDR / Inverter Drive

Outline

This instruction writes a inverter operation required control value to an inverter using the computer link operation function of the inverter.

This instruction corresponds to the EXTR (K11) instruction in the HCA5Series.

→ For detailed explanation of the instruction, refer to the Data Communication Edition manual.

1. Instruction format

FNC 271 IVDR	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <th style="text-align: left;">16-bit Instruction</th> <th style="text-align: left;">Mnemonic</th> <th style="text-align: left;">Operation Condition</th> </tr> <tr> <td>9 steps</td> <td>IVDR</td> <td>Continuous Operation</td> </tr> </table>	16-bit Instruction	Mnemonic	Operation Condition	9 steps	IVDR	Continuous Operation	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <th style="text-align: left;">32-bit Instruction</th> <th style="text-align: left;">Mnemonic</th> <th style="text-align: left;">Operation Condition</th> </tr> <tr> <td>—</td> <td>—</td> <td>—</td> </tr> </table>	32-bit Instruction	Mnemonic	Operation Condition	—	—	—
16-bit Instruction	Mnemonic	Operation Condition												
9 steps	IVDR	Continuous Operation												
32-bit Instruction	Mnemonic	Operation Condition												
—	—	—												

2. Set data

Operand Type	Description	Data Type
S1•	Inverter station number (K0 to K31)	16-bit binary
S2•	Inverter instruction code (shown on the next page)	
S3•	Set value to be written to the inverter parameter or device number storing the data to be set	
n	Channel to be used (K1: ch 1, K2: ch 2)*1	

3. Applicable devices

Oper- and Type	Bit Devices							Word Devices										Others						
	System User							Digit Specification				System User				Special Unit	Index		Con- stant	Real Number	Charac- ter String	Pointer		
	X	Y	M	T	C	S	D□.b	KnX	KnY	KnM	KnS	T	C	D	R	U□\G□	V	Z					Modify	K
S1•														✓	✓	▲			✓	✓				
S2•														✓	✓	▲			✓	✓				
S3•								✓	✓	✓	✓			✓	✓	▲			✓					
n																		✓	✓					


▲: This function is supported only in HCA8/HCA8CPLCs

Explanation of function and operation

→ For detailed explanation of the instruction, refer to the Data Communication Edition manual.

1. 16-bit operation (IVDR)

The control value specified in S3• is written to the instruction code*1 specified in S2• of an inverter connected to a communication port n whose station number is specified in S1•.



*1. Refer to the instruction code list shown on the next page.

Refer to the pages in the inverter manual on which the computer link function is explained in detail.

2. Instruction codes of inverters

The table below shows the inverter instruction codes, S2•, along with their functions.

For instruction codes, refer to the pages in the inverter manual where the computer link function is

explained in detail.

(Hexadecimal instruction code of inverter specified in S_2)	Written contents	Corresponding inverter								
		F700	A700	E700	D700	V500	F500	A500	E500	S500
HFB	Operation mode	✓	✓	✓	✓	✓	✓	✓	✓	✓
HF3	Special monitor selection number	✓	✓	✓	✓	✓	✓	✓	-	-
HF9	Operation command (extension)	✓	✓	✓	✓	-	-	-	-	-
HFA	Operation command	✓	✓	✓	✓	✓	✓	✓	✓	✓
HEE	Set frequency (written to EEPROM)	✓	✓	✓	✓	✓	✓	✓	✓	✓
HED	Set frequency (written to RAM)	✓	✓	✓	✓	✓	✓	✓	✓	✓
HFD	Inverter reset	✓	✓	✓	✓	✓	✓	✓	✓	✓
HF4	Abnormal contents all clear	✓	✓	✓	✓	-	✓	✓	✓	✓
HFC	Parameter all clear	✓	✓	✓	✓	✓	✓	✓	✓	✓
HFC	User clear	-	-	-	-	-	✓	✓	-	-

3. Related devices

→ For the instruction execution complete flag use method, refer to Subsection 6.5.2.

Number		Description	Number		Description
ch1	ch2		ch1	ch2	
M8029		Instruction execution complete	D8063	D8438	Error code of serial communication error
M8063	M8438	Serial communication error	D8150	D8155	Response wait time in inverter communication
M8151	M8156	Inverter communicating ^{*1}	D8151	D8156	Step number in inverter communication ^{*2}
M8152	M8157	Inverter communication error ^{*1}	D8152	D8157	Error code of inverter communication error ^{*1}
M8153	M8158	Inverter communication error latch ^{*1}	D8153	D8158	Latch of inverter communication error occurrence step ^{*2}
M8154	M8159	IVBWR instruction error ^{*1}	D8154	D8159	IVBWR instruction error parameter number ^{*2}

*1. Cleared when the PLC mode switches from STOP to RUN.

*2. Initial value: -1

Cautions

→ For other cautions, refer to the Data Communication Edition manual.

- It is not permitted to use the RS (FNC 80)/RS2 (FNC 87) instruction and an inverter communication instruction (FNC270 to FNC274) for the same port.
- Two or more inverter communication instructions (FNC270 to FNC274) can be driven for the same port at the same time.

30.3 FNC272 – IVRD / Inverter Parameter Read

Outline

This instruction reads an inverter parameter to the PLC using the computer link operation function of the inverter.

Number		Description	Number		Description
ch1	ch2		ch1	ch2	
M8029		Instruction execution complete	D8063	D8438	Error code of serial communication error
M8063	M8438	Serial communication error	D8150	D8155	Response wait time in inverter communication
M8151	M8156	Inverter communicating* ¹	D8151	D8156	Step number in inverter communication* ²
M8152	M8157	Inverter communication error* ¹	D8152	D8157	Error code of inverter communication error* ¹
M8153	M8158	Inverter communication error latch* ¹	D8153	D8158	Latch of inverter communication error occurrence step* ²
M8154	M8159	IVBWR instruction error* ¹	D8154	D8159	IVBWR instruction error parameter number* ²

*1. Cleared when the PLC mode switches from STOP to RUN.

*2. Initial value: -1

Cautions

→ For other cautions, refer to the Data Communication Edition manual.

- It is not permitted to use the RS (FNC 80)/RS2 (FNC 87) instruction and an inverter communication instruction (FNC270 to FNC274) for the same port.
- Two or more inverter communication instructions (FNC270 to FNC274) can be driven for the same port at the same time.

30.4 FNC273 – IVWR / Inverter Parameter Write


Outline

This instruction writes an inverter parameter of an inverter using the computer link operation function of the inverter.

This instruction corresponds to the EXTR (K13) instruction in the HCA5Series.

→ For detailed explanation of the instruction, refer to the Data Communication Edition manual.

1. Instruction format

FNC 273 IVWR		16-bit Instruction	Mnemonic	Operation Condition	32-bit Instruction	Mnemonic	Operation Condition
		9 steps	IVWR	 Continuous Operation		—	—

2. Set data

Operand Type	Description	Data Type
(S1)	Inverter station number (K0 to K31)	16-bit binary
(S2)	Inverter parameter number	
(S3)	Set value to be written to the inverter parameter or device number storing the data to be set	
n	Channel to be used (K1: ch 1, K2: ch 2)* ¹	

3. Applicable devices

Oper- and Type	Bit Devices							Word Devices										Others								
	System User							Digit Specification				System User			Special Unit			Index				Con- stant		Real Number	Charac- ter String	Pointer
	X	Y	M	T	C	S	D□.b	KnX	KnY	KnM	KnS	T	C	D	R	U□\G□	V	Z	Modify	K	H	E	"□"	P		
(S1•)														✓	✓	▲			✓	✓	✓					
(S2•)														✓	✓	▲			✓	✓	✓					
(S3•)														✓	✓	▲			✓	✓	✓					
n																			✓	✓						


▲: This function is supported only in HCA8/HCA8CPLCs.

Explanation of function and operation

→ For detailed explanation of the instruction, refer to the Data Communication Edition manual.

1. 16-bit operation (IVWR)

A value specified in (S3•) is written to a parameter (S2•) in an inverter connected to a communication port n whose station number is (S1•).



2. Related devices

→ For the instruction execution complete flag use method, refer to Subsection 6.5.2.

Number		Description	Number		Description
ch1	ch2		ch1	ch2	
M8029		Instruction execution complete	D8063	D8438	Error code of serial communication error
M8063	M8438	Serial communication error	D8150	D8155	Response wait time in inverter communication
M8151	M8156	Inverter communicating*1	D8151	D8156	Step number in inverter communication*2
M8152	M8157	Inverter communication error*1	D8152	D8157	Error code of inverter communication error*1
M8153	M8158	Inverter communication error latch*1	D8153	D8158	Latch of inverter communication error occurrence step*2
M8154	M8159	IVBWR instruction error*1	D8154	D8159	IVBWR instruction error parameter number*2

*1. Cleared when the PLC mode switches from STOP to RUN.

*2. Initial value: -1

Cautions

→ For other cautions, refer to the Data Communication Edition manual.

- It is not permitted to use the RS (FNC 80)/RS2 (FNC 87) instruction and an inverter communication instruction (FNC270 to FNC274) for the same port.
- Two or more inverter communication instructions (FNC270 to FNC274) can be driven for the same port at the same time.
- Cautions on using the password function in the D700 Series.

1) When a communication error occurs

When a communication error occurs in an inverter communication instruction, the HC PLC automatically retries communication up to 3 times*1.

Accordingly, note that the number of times of password reset error displayed in accordance with the setting of Pr297 may not agree with the actual number of times of password input error as described below when a password reset error occurs in the D700 Series in which "display of the number of times of password reset error" *2 is made valid using Pr297.

Do not execute automatic retry (re-driving of an inverter instruction) using a sequence program when writing data to Pr297.

Cases in which a password reset error occurs in an inverter communication instruction, and the actual number of times of reset error in such cases.

- When a wrong password is written to Pr297 due to a password input error

When the writing instruction is executed once, a password reset error occurs 3 times.

- When the password cannot be written correctly to Pr297 due to noise, etc.

A password reset error occurs up to 3 times.

2) When registering the password

When registering the password in the D700 Series inverter using an inverter communication instruction, write the password to Pr297, read Pr297, and then confirm that registration of the password is completed normally *3.

If writing of the password to Pr297 is not completed normally due to noise, etc., the HC PLC automatically retries writing, and the registered password may be reset by the retry.

*1. The HC PLC executes the first communication, and then retries communication twice (3 time in total).

*2. When "display of the number of times of password reset error" is made valid in the D700 Series using

Pr297 and when a password reset error occurs 5 times, the "reading/writing restriction" cannot be reset even if the right password is input.

For recovery from this status, it is necessary to all-clear all parameters in the D700 Series. *3.

When the value given as a result of reading Pr297 is "0" to "4", registration of the password is completed normally.

30.5 FNC274 – IVBWR / Inverter Parameter Block Write

Outline

This instruction writes parameters of an inverter at one time using the computer link operation function of the inverter.

→ **For detailed explanation of the instruction, refer to the Data Communication Edition manual.**

1. Instruction format

Device	Parameter numbers to be written and set values	
(S3*)	1st parameter	Parameter number
(S3*) +1		Set value
(S3*) +2	2nd parameter	Parameter number
(S3*) +3		Set value
:	:	:
(S3*) +2 (S2*) -4	" (S2*) -1"th parameter	Parameter number
(S3*) +2 (S2*) -3		Set value
(S3*) +2 (S2*) -2	" (S2*) "th parameter	Parameter number
(S3*) +2 (S2*) -1		Set value

2. Related devices

→ For the instruction execution complete flag use method, refer to Subsection 6.5.2.

Number		Description	Number		Description
ch1	ch2		ch1	ch2	
M8029		Instruction execution complete	D8063	D8438	Error code of serial communication error
M8063	M8438	Serial communication error	D8150	D8155	Response wait time in inverter communication
M8151	M8156	Inverter communicating*1	D8151	D8156	Step number in inverter communication*2
M8152	M8157	Inverter communication error*1	D8152	D8157	Error code of inverter communication error*1
M8153	M8158	Inverter communication error latch*1	D8153	D8158	Latch of inverter communication error occurrence step*2
M8154	M8159	IVBWR instruction error*1	D8154	D8159	IVBWR instruction error parameter number*2

*1. Cleared when the PLC mode switches from STOP to RUN.

*2. Initial value: -1

Cautions

→ For other cautions, refer to the Data Communication Edition manual.

- It is not permitted to use the RS (FNC 80)/RS2 (FNC 87) instruction and an inverter communication instruction (FNC270 to FNC274) for the same port.
- Two or more inverter communication instructions (FNC270 to FNC274) can be driven for the same port at the same time.

31. Data Transfer 3 – FNC275 to FNC279

FNC275 to FNC279 provide instructions for executing more complicated processing for fundamental applied instructions and for special processing.

FNC No.	Mnemonic	Symbol	Function	Reference
275	-			
276	-			
277	-			
278	RBFM		Divided BFM Read	Section 31.1
279	WBFM		Divided BFM Write	Section 31.2

31.1 FNC278 – RBFM / Divided BFM Read


Outline

This instruction reads data from continuous buffer memories (BFM) in a special function block/unit over several operation cycles by the time division method. This instruction is convenient for reading receive data, etc. stored in buffer memories in a special function block/unit for communication by the time division method.

FROM (FNC 78) instruction is also available to read the buffer memory (BFM) data.

→ For FROM (FNC 78) instruction, refer to Section 15.9.

1. Instruction format



2. Set data

Operand Type	Description	Data Type
m1	Unit number [0 to 7]	16-bit binary data
m2	Head buffer memory (BFM) number [0 to 32766]	
	Head device number storing data to be read from buffer memory (BFM)	
n1	Number of all buffer memories (BFM) to be read [1 to 32767]	
n2	Number of points transferred in one operation cycle [1 to 32767]	

3. Applicable devices

Oper- and Type	Bit Devices							Word Devices							Others								
	System User							Digit Specification				System User			Special Unit	Index		Con- stant	Real Number	Charac- ter String	Pointer		
	X	Y	M	T	C	S	D□.b	KnX	KnY	KnM	KnS	T	C	D	R	U□\G□	V	Z	Modify	K	H	E	"□"
m1													✓	✓					✓	✓			
m2													✓	✓					✓	✓			
													▲	✓				✓					
n1													✓	✓					✓	✓			
n2													✓	✓					✓	✓			


▲: Except special data register (D)

Explanation of function and operation

1. 16-bit operation (RBFM)

"n1" buffer memory (BFM) units at location # "m2" in special function unit/block No. "m1" are read to $\text{D}\cdot$ in the PLC. While transferring, "n1" is divided by "n2" so $n1/n2$ buffer memories (rounded up when there is a remainder) are transferred per scan time

→ For the unit No., buffer memory (BFM) #, cautions, and program example, refer to Subsection 31.1.1.



- When the instruction is finished normally, the instruction execution complete flag M8029 turns ON. When the instruction is finished abnormally, the instruction execution abnormally complete flag M8329 turns ON.
- When RBFM (FNC278) or WBFM (FNC279) instruction is executed in another step for the same unit number, the instruction non-execution flag M8328 is set to ON, and execution of such an instruction is paused.

When execution of the other target instruction is complete, the paused instruction resumes.

Related devices

→ For the flag use methods for instruction execution complete and instruction execution abnormally complete, refer to Subsection 6.5.2.

Device	Name	Description
M8029	Instruction execution complete	Turns ON when an instruction is finished normally.
M8328	Instruction non-execution	Turns ON when RBFM (FNC278) or WBFM (FNC279) instruction in another step is executed for the same unit number.
M8329	Instruction execution abnormally complete	Turns ON when an instruction is finished abnormally.

Related instructions

Instruction	Description
FROM(FNC 78)	Read from a special function block
TO(FNC 79)	Write to a special function block
WBFM(FNC279)	Divided BFM write

Errors

An operation error is caused in the following case; The error flag M8067 turns ON, and the error code is stored in D8067.

- When the unit number "m1" does not exist (error code: K6708)

31.1.1 Common items between RBFM (FNC278) instruction and WBFM (FNC279) instruction

Specification of unit number of special function block/unit and buffer memory

→ **For the connection method of special extension units/blocks, number of connectable units/blocks, and handling of I/O numbers, refer to the manual of the PLC used and special function block/unit.**

1. Unit number "m1" of a special extension unit/block

Use the unit number to specify to which equipment the RBFM/WBFM instruction works.

Setting range: K0 to K7

Unit No. 0 Built-in CC-Link/LT		Unit No. 1	Unit No. 2		Unit No. 3
FX3uc- 32MT-LT (-2) main unit	I/O extension block	Special extension block	Special extension block	I/O extension block	Special extension block

A unit number is automatically assigned to each special extension unit/block connected to the PLC. The unit number is assigned in the way "No. 0 →No. 1 →No. 2 ..." starting from the equipment nearest the main unit.

When the main unit is the HCA8C-16X16YT, the unit number is assigned in the way "No. 1 →No. 2 →No.3 ..." starting from the equipment nearest to the main unit because the CC-Link/LT master is built into the HCA8C-16X16YT.

2. Buffer memory (BFM) number "m2"

Up to 32767 16-bit RAM memories are built in a special extension unit/block, and they are called buffer memories.

The buffer memory number is from "0" to "32766", and the contents are determined according to each special function unit/block.

Setting range: K0 to K32766

→ **For the contents of buffer memories, refer to the manual of the special function block/unit used.**


Cautions

- A watchdog timer error may occur when many numbers of points are transferred in one operation cycle. In such a case, take either of the following countermeasures:

- Change the watchdog timer time

By overwriting the contents of D8000 (watchdog timer time), the watchdog timer detection time is changed (initial value: K200).

When the program shown below is input, the sequence program will be monitored with the new watchdog timer time.




- Change the number of transferred points "n2" in each operation cycle

Change the number of transferred points "n2" in each operation cycle to a smaller value.

- Do not stop the driving of the instruction while it is being executed. If driving is stopped, the buffer memory (BFM) reading/writing processing is suspended, but the data acquired in the middle of

reading/writing processing is stored in **(D•)** and later and buffer memories (BFM).



- When indexing is executed, the contents of index registers at the beginning of execution are used. Even if the contents of index registers are changed after the instruction, such changes do not affect the process of the instruction.

- The contents of "n1" devices starting from **(D•)** change while RBFM (FNC278) instruction is executed. After execution of the instruction is completed, execute another instruction for "n1" devices starting from **(D•)**

- Do not update (change) the contents of "n1" devices starting from **(S•)** while WBFM (FNC279) instruction is executed. If the contents are updated, the intended data may not be written to the buffer memories (BFM).

- Do not update (change) the contents of "n1" buffer memories (BFM) starting from the buffer memory No. "m2" while RBFM (FNC278) instruction is executed. If the contents are updated, the intended data may not be read.


Program example

In the example shown below, data is read from and written to the buffer memories (BFM) in the unit No. 2 as follows:

- When X000 is set to ON, data stored in D100 to D179 (80 points) are written to the buffer memories (BFM) #1001 to 1080 in the special function block/unit whose unit number is No. 2 by 16 points in each operation cycle.

- When X001 is set to ON, the buffer memories (BFM) #2001 to 2080 (80 points) in the special function block/unit whose unit number is No. 2 are written to D200 to D279 by 16 points in each

operation cycle.



31.2 FNC279 – WBFM / Divided BFM Write

Outline

This instruction writes data to continuous buffer memories (BFM) in a special function block/unit over several operation cycles by the time division method. This instruction is convenient for writing send data, etc. to buffer memories in a special function block/unit for communication by the time division method.

TO (FNC 79) instruction is also available for writing data to the buffer memory (BFM).

→ For TO (FNC 79) instruction, refer to Section 15.10.

1. Instruction format

FNC 279		16-bit Instruction		Mnemonic	Operation Condition	32-bit Instruction		Mnemonic	Operation Condition
WBFM		11 steps	WBFM		Continuous Operation	-			

2. Set data

Operand Type	Description	Data Type
m1	Unit number [0 to 7]	16-bit binary data
m2	Head buffer memory (BFM) number [0 to 32766]	
(S•)	Head device number storing data to be written to buffer memory (BFM)	
n1	Number of all buffer memories (BFM) to be written [1 to 32767]	
n2	Number of points transferred in one operation cycle [1 to 32767]	

3. Applicable devices

Oper- and Type	Bit Devices							Word Devices										Others						
	System User							Digit Specification				System User				Special Unit		Index		Con- stant	Real Number	Charac- ter String	Pointer	
	X	Y	M	T	C	S	D□.b	KnX	KnY	KnM	KnS	T	C	D	R	U□\G□	V	Z	Modify	K	H	E	"□"	P
m1														✓	✓					✓	✓			
m2														✓	✓					✓	✓			
(S•)														▲	✓			✓						
n1														✓	✓					✓	✓			
n2														✓	✓					✓	✓			


▲: Except special data register (D)

Explanation of function and operation

1. 16-bit operation (WBFM)

"n1" word units from (S•) in the PLC are written to buffer memory (BFM) location # "m2" in special function unit/block No. "m1". While transferring, "n1" is divided by "n2" so n1/n2 words (rounded up when there is a remainder) are transferred per scan time.

→ For the unit No., buffer memory (BFM) No., cautions, and program example, refer to Subsection 31.1.1.



- When the instruction is finished normally, the instruction execution complete flag M8029 turns ON. When the instruction is finished abnormally, the instruction execution abnormally complete flag M8329 turns ON.
- When the RBFM (FNC278) or WBFM (FNC279) instruction is executed in another step for the same unit number, the instruction non-execution flag M8328 is set to ON, and execution of such an instruction is paused. When execution of the first target instruction is complete, the paused instruction resumes.

Related devices

→ For the flag use methods for instruction execution complete and instruction execution abnormally complete, refer to Subsection 6.5.2

Device	Name	Description
M8029	Instruction execution complete	Turns ON when an instruction is finished normally.
M8328	Instruction non-execution	Turns ON when RBFM (FNC278) or WBFM (FNC279) instruction in another step is executed for a same unit number.
M8329	Instruction execution abnormally complete	Turns ON when an instruction is finished abnormally.

Related instructions


Instruction	Description
FROM(FNC 78)	Read from a special function block
TO(FNC 79)	Write to a special function block
RBFM(FNC278)	Divided BFM read

Errors

An operation error is caused in the following case; The error flag M8067 turns ON, and the error code is stored in D8067.

- When the unit number "m1" does not exist (error code: K6708)

32. High Speed Processing 2 – FNC280 to FNC289

FNC No.	Mnemonic	Symbol	Function	Reference
280	HSCT		High Speed Counter Compare With Data Table	Section 32.1
281	-			-
282	-			-
283	-			-
284	-			-
285	-			-
286	-			-
287	-			-
288	-			-
289	-			-

32.1 FNC280 – HSCT / High Speed Counter Compare With Data Table

Outline

This instruction compares the current value of a high speed counter with a data table of comparison points, and then sets or resets up to 16 output devices.

1. Instruction format

D	FNC 280	16-bit Instruction	Mnemonic	Operation Condition	32-bit Instruction	Mnemonic	Operation Condition
	HSCT		—	—	21 steps	DHSCT	Continuous Operation

2. Set data

Operand Type	Description	Data Type
(S1)	Head device number storing the data table	16- or 32-bit binary
m	Number of comparison points in data table [1 ≤ m ≤ 128]	16-bit binary
(S2)	High speed counter number (C235 to C255)	32-bit binary
(D)	Head device number to which the operation status is output	Bit
n	Number of devices to which the operation status is output [1 ≤ n ≤ 16]	16-bit binary

3. Applicable devices


Oper- and Type	Bit Devices								Word Devices								Others								
	System User								Digit Specification				System User				Special Unit	Index			Con- stant	Real Number	Charac- ter String	Pointer	
	X	Y	M	T	C	S	D□.b		KnX	KnY	KnM	KnS	T	C	D	R	U□V□G□	V	Z	Modify	K	H	E	"□"	P
(S1)															✓	✓				✓					
m																					✓	✓			
(S2)														▲						✓					
(D)	✓	✓				✓														✓					
n																					✓	✓			

Only a high speed counter C235 to C255 can be specified in "▲".

Explanation of function and operation

1. 32-bit operation (DHSCT)


The current value of a high speed counter specified in (S2) is compared with the data table shown below which has (3±m) points stored in (S1) and later, and the operation output set value (ON or OFF) specified in the data table is output to (D) to +n-1.



Data table used for comparison


Comparison point number	Comparison value	Operation output set value (SET [1] or RESET [0])	Operation output destination
0	(S1•) +1, (S1•)	(S1•) +2	(D•) to (D•) +n-1
1	(S1•) +4, (S1•) +3	(S1•) +5	
2	(S1•) +7, (S1•) +6	(S1•) +8	
⋮	⋮	⋮	
m-2	(S1•) +3m-5, (S1•) +3m-6	(S1•) +3m-4	
m-1	(S1•) +3m-2, (S1•) +3m-3	(S1•) +3m-1	

Operation output setting (SET [1] or RESET [0]) [Up to 16 points]




- 1) When this instruction is executed, the data table is set as the comparison target.
- 2) When the current value of the high speed counter, specified in (S2•), becomes equivalent to the comparison value in the data table, the corresponding operation output specified in the data table is output to (D•) to (D•) +n-1.
If an output (Y) is specified in (D•), the output processing is executed immediately without waiting for the output refresh executed by the END instruction.
When specifying an output (Y), make sure that the least significant digit of the device number is "0".
Examples: Y000, Y010 and Y020
- 3) Immediately after step 2), "1" is added to the current table counter value D8138.
- 4) The next comparison point is set as the comparison target data.
- 5) Steps 2) and 3) are repeated until the current value of the table counter D8138 becomes "m".
When the current value becomes "m", the instruction execution complete flag M8138 turns ON, and the execution returns to step 1). At this time, the table counter D8138 is reset to "0".
- 6) When the command contact is set to OFF, execution of the instruction is stopped and the table counter D8138 is reset to "0".

Operation example



Comparison point number	Comparison data		SET/RESET pattern		Table counter D8138
	Device	Comparison value	Device	Operation output set value	
0	D201,D200	K321	D202	H0001	0↓
1	D204,D203	K432	D205	H0007	1↓
2	D207,D206	K543	D208	H0002	2↓
3	D210,D209	K764	D211	H0000	3↓
4	D213,D212	K800	D214	H0003	4↓ (Repeated from "0↓")



*1. If this instruction is not executed, no processing is executed for outputs. In the operation example shown above, the command contact is "OFF".

2. Related device

Device	Name	Description
M8138	HSC(FNC280) instruction execution complete flag	Turns ON when the operation for the final table No. "m-1" is completed.
D8138	HSC(FNC280) table counter	Stores the comparison point number handled as the comparison target.

Cautions

- This instruction can be executed only once in a program.
- If this instruction is programmed two or more times, an operation error is caused by the second instruction and later, and the instruction will not be executed. (error code: K6765)
- This instruction constructs the data table at the END instruction of the first execution of the

instruction.

Accordingly, the operation output works after the second scan and later.

- With regard to DHSCT (FNC280), DHSCS (FNC 53), DHSCR (FNC 54) and DHSZ (FNC 55) instructions, up to 32 instructions can be executed in one operation cycle. An operation error is caused by the 33rd instruction and later, and the instruction will not be executed. (error code: K6705)

- If an output (Y) is specified in **(D•)**, the output processing is executed immediately without waiting for the output refresh executed by END instruction.

When specifying an output (Y), make sure that the least significant digit of the device number is “0”.

Examples: Y000, Y010 and Y020

- When a high speed counter specified in **(S2•)** is indexed with index, all high speed counters are handled as software counters

- For this instruction, only one comparison point (one line) is handled as the comparison target at one time. Processing will not move to the next comparison point until the current counter value becomes equivalent to the comparison point currently selected as the comparison target.

If the current value of a high speed counter executes up counting using the comparison data table shown in the operation example on the previous page, make sure to execute the instruction while the current value of the high speed counter is smaller than the comparison value in comparison point No. 1.

- When the DHSCT instruction is used with a hardware counter (C235, C236, C237, C238, C239, C240, C244 (OP), C245 (OP), C246, C248 (OP), C251, C253), the hardware counter is automatically switched to a software counter, and the maximum frequency and total frequency are affected.

Errors

An operation error occurs in the following cases; The error flag M8067 turns ON, and the error code is stored in D8067.

- When any devices other than high speed counters C235 to C255 are specified in **(S2•)** (error code: K6706)

- When the “3m-1”th device from a device specified in **(S1•)** exceeds the last number of the device (error code: K6706)


- When the “n”th device from a device specified in **(D•)** exceeds the last number of the device (error code: K6706)

- When this instruction is used two or more times in a program (error code: K6765)

- With regard to DHSCT (FNC280), DHSCS (FNC 53), DHSCR (FNC 54) and DHSZ (FNC 55) instructions, up to 32 instructions can be executed in one operation cycle. An operation error is caused by the 33rd instruction and later, and the instruction will not be executed. (error code: K6705)


Program example

In the program shown below, the current value of C235 (counting X000) is compared with the comparison data table set in R0 and later, and a specified pattern is output to Y010 to Y013.



Operation example

Comparison point	Comparison data		SET/RESET pattern		Table counter D8138
	Device	Comparison value	Device	Operation output set value	
0	R1,R0	K100	R2	H0007	0↓
1	R4,R3	K150	R5	H0004	1↓
2	R7,R6	K200	R8	H0003	2↓
3	R10,R9	K250	R11	H0006	3↓
4	R13,R12	K300	R14	H0008	4↓ (Repeated from "0↓")



33. Extension File Register Control – FNC290 to FNC299

FNC No.	Mnemonic	Symbol	Function	Reference
290	LOADR		Load From ER	Section 33.1
291	SAVER		Save to ER	Section 33.2
292	INITR		Initialize R and ER	Section 33.3
293	LOGR		Logging R and ER	Section 33.4
294	RWER		Rewrite to ER	Section 33.5
295	INITER		Initialize ER	Section 33.6
296	-			-
297	-			-
298	-			-
299	-			-

33.1 FNC290 – LOADR / Load From ER

Outline

This instruction reads the current values of extension file registers (ER) stored in the attached memory cassette (flash memory or EEPROM) or EEPROM built into the PLC, and transfers them to extension registers (R) stored in the RAM in the PLC.

1. Instruction format

FNC 290 LOADR	16-bit Instruction	Mnemonic	Operation Condition	32-bit Instruction	Mnemonic	Operation Condition
	5 steps	LOADR	Continuous Operation		—	
		LOADRP	Pulse (Single) Operation		—	

2. Set data

Operand Type	Description	Data Type
S	Device number of extension register (transfer destination) to which data is to be transferred (The extension file register having the same number is handled as the data transfer source.)	16-bit binary
n	Number of points to be read (transferred)	

3. Applicable devices



Oper- and Type	Bit Devices						Word Devices										Others							
	System User						Digit Specification				System User				Special Unit		Index		Con- stant		Real Number	Charac- ter String	Pointer	
	X	Y	M	T	C	S	D□.b	KnX	KnY	KnM	KnS	T	C	D	R	U□\G□	V	Z	Modify	K	H	E	"□"	P
(S•)														✓				✓						
n													✓						✓	✓				

Explanation of function and operation

1. 16-bit operation (LOADR and LOADRP)

1) In HCA8/HCA8CPLCs

The contents (current values) of extension file registers (ER) stored in a memory cassette (flash memory) having the same numbers with the extension registers specified by (S•) to (S•)+n-1 are read, and transferred to the extension registers specified by (S•) to (S•)+n-1 stored in the PLC's built-in RAM.



- Reading and transfer are executed in units of device. Up to 32768 devices can be read and transferred.
- Different from SAVER (FNC291), INTR (FNC292) and LOGR (FNC293) instructions, it is not necessary to execute this instruction in units of sector.
- If "n" is set to "0", it is handled as "32768" when the instruction is executed

Caution

1. Allowable number of writes to the memory

Note the following cautions on access to extension file registers.

•In HCA8/HCA8CPLCs

Data can be written to the memory cassette (flash memory) up to 10,000 times.

Every time the INITR (FNC292), RWER (FNC294) or INITER (FNC295) instruction is executed, it is counted as a write to the memory. Make sure not to exceed the allowable writes.

When a continuous operation type instruction is used, data is written to the memory in every operation cycle of the PLC. For preventing this, make sure to use a pulse operation type instruction.

Execution of the LOADR (FNC290), SAVER (FNC291) or LOGR (FNC293) instruction is not counted as a write to the memory. However, it is necessary to initialize the writing target sector before executing the SAVER (FNC291) or LOGR (FNC293) instruction.

Every time the INITR (FNC292) or INITER (FNC295) instruction is executed, it is counted as a number of times of writing to the memory. Make sure not to exceed the allowable number of writes.

Errors

An operation error is caused in the following cases; The error flag M8067 turns ON, and the error code is stored in D8067.


- When the last device number to be transferred exceeds “32767” (error code: K6706)

At this time, devices up to the last one (R32767) are read and transferred.

- When a memory cassette is not connected (error code: K6771)

Program example

In the program example shown below, the contents (current value) of 4000 extension file registers ER1 to ER4000 inside the memory cassette are read, and transferred to 4000 extension registers R1 to R4000 inside the built-in RAM.




Extension file registers (ER) inside memory cassette

Device number	Current value
ER1	K100
ER2	K50
ER3	H0003
ER4	H0101
{	}
ER3999	K55
ER4000	K59

Extension registers (R) inside built-in RAM

Device number	Current value
R1	K100
R2	K50
R3	H0003
R4	H0101
{	}
R3999	K55
R4000	K59



33.2 FNC291 – SAVER / Save to ER

Outline

This instruction writes the current values of extension registers (R) stored in the PLC's built-in RAM to extension file registers (ER) stored in a memory cassette (flash memory) in units of sector (2048 points).

RWER (FNC294) instruction provided in HCA8CPLCs Ver.1.30 or later and HCA8PLCs writes (transfers) only arbitrary number of points. It is not necessary to execute INTR (FNC292) or INITER (FNC295) instruction every time when RWER instruction is used.

→ For RWER instruction, refer to Section 33.5.

1. Instruction format

FNC 291 SAVER	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <th style="font-size: small;">16-bit Instruction</th> <th style="font-size: small;">Mnemonic</th> <th style="font-size: small;">Operation Condition</th> </tr> <tr> <td style="text-align: center;">7 steps</td> <td style="text-align: center;">SAVER</td> <td style="text-align: center;"> Continuous Operation </td> </tr> <tr> <td style="text-align: center;">—</td> <td style="text-align: center;">—</td> <td style="text-align: center;">—</td> </tr> </table>	16-bit Instruction	Mnemonic	Operation Condition	7 steps	SAVER	Continuous Operation	—	—	—	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <th style="font-size: small;">32-bit Instruction</th> <th style="font-size: small;">Mnemonic</th> <th style="font-size: small;">Operation Condition</th> </tr> <tr> <td style="text-align: center;">—</td> <td style="text-align: center;">—</td> <td style="text-align: center;">—</td> </tr> </table>	32-bit Instruction	Mnemonic	Operation Condition	—	—	—
16-bit Instruction	Mnemonic	Operation Condition															
7 steps	SAVER	Continuous Operation															
—	—	—															
32-bit Instruction	Mnemonic	Operation Condition															
—	—	—															

2. Set data

Operand Type	Description	Data Type
(S•)	Device number of extension register to which data is to be written (Only the head device number of a sector of extension registers can be specified.)	16-bit binary
n	Number of points written (transferred) in one operation cycle [0 ≤ n ≤ 2048]	
(D•)	Device number storing the number of already written points	



3. Applicable devices

Oper- and Type	Bit Devices							Word Devices										Others						
	System User							Digit Specification				System User			Special Unit	Index			Con- stant	Real Number	Charac- ter String	Pointer		
	X	Y	M	T	C	S	D□.b	KnX	KnY	KnM	KnS	T	C	D	R	U□\G□	V	Z	Modify	K	H	E	"□"	P
(S•)														✓				✓						
n																			✓	✓				
(D•)													✓					✓						

Explanation of function and operation

1. 16-bit operation (SAVER)

The contents (current values) of extension registers (R) specified by (S•) to (S•) +2047 are written (transferred) to extension file registers (ER) inside a memory cassette (flash memory) having the same device numbers in “2048/n” operation cycles (“2048/n+1” cycles if there is the remainder). While the instruction is being executed, the number of already written points is stored in (D•)



*1 "n" points are written (transferred) in each operation cycle.

- Extension file registers are written in units of sector (2048 points).

The table below shows the head device number in each sector:

Sector number	Head device number	Written device range	Sector number	Head device number	Written device range
Sector 0	R0	ER0 to ER2047	Sector 8	R16384	ER16384 to ER18431
Sector 1	R2048	ER2048 to ER4095	Sector 9	R18432	ER18432 to ER20479
Sector 2	R4096	ER4096 to ER6143	Sector 10	R20480	ER20480 to ER22527
Sector 3	R6144	ER6144 to ER8191	Sector 11	R22528	ER22528 to ER24575
Sector 4	R8192	ER8192 to ER10239	Sector 12	R24576	ER24576 to ER26623
Sector 5	R10240	ER10240 to ER12287	Sector 13	R26624	ER26624 to ER28671
Sector 6	R12288	ER12288 to ER14335	Sector 14	R28672	ER28672 to ER30719
Sector 7	R14336	ER14336 to ER16383	Sector 15	R30720	ER30720 to ER32767

- If "n" is set to "0", it is handled as "2048" when the instruction is executed.
- When writing (transfer) of 2048 points is finished, execution of the instruction is completed and the instruction execution complete flag M8029 turns ON.
- The number of already written points is stored in **D•**

2. Related device

→ For the instruction execution complete flag use method, refer to Subsection 6.5.2.

Device number	Name	Description
M8029	Instruction execution complete flag	When execution of the target instruction is completed, the instruction execution complete flag M8029 turns ON. In a program, however, there may be two or more instructions which can use the flag M8029. To avoid confusion, make sure to use the NO contact of this flag immediately under SAVER instruction so that this flag works only for SAVER instruction.

Cautions

1. Cautions on writing data to a memory cassette

Memory cassettes adopt flash memory. Note the following contents when writing data to extension file registers in a memory cassette with the FNC291 instruction.


- It takes about 340ms to write 2048 points. If “n” is set to K0 or K2048, the operation cycle for executing this instruction becomes longer than about 340ms.

If the operation cycle is severely affected, write data in two or more operation cycles.

When writing data in two or more operation cycles, set “n” in the range from K1 to K1024.

- Do not abort execution of this instruction in the middle of operation. If execution is aborted, unexpected data may be written to extension file registers.

If execution of this instruction is aborted by turning OFF the power, execute the instruction again using step 2 described below after turning ON the power again.



2. Initialization of extension file registers

Execute ITERP (FNC295) or INTR (FNC292) instruction to target extension file registers (ER) before executing SAVER instruction. If SAVER instruction is driven before ITERP (FNC295) or INTR (FNC292) instruction is executed, an operation error (error code: K6770) may be caused.

To avoid such an operation error, make a program for executing SAVER instruction in the following sequence:

- When the HCA8/HCA8CPLC is Ver.1.30 or later

[1] When storing data of 2048 extension registers (R) in one sector to extension file registers (ER)

1) Execute ITERP (FNC295) instruction to extension file registers (ER) specified as targets in SAVER instruction.

2) Execute SAVER instruction.

[2] When storing the contents of an arbitrary number of extension registers (R) to extension file registers (ER)

Use RWER instruction.

→ **For RWER (FNC294) instruction, refer to Section 33.5.**

- When the HCA8CPLC is former than Ver.1.30

[1] When storing data of 2048 extension registers (R) in one sector to extension file registers (ER)

If the extension registers (R) have data to be stored in extension file registers (ER), use the procedure [2].

1) Execute INTR (FNC292) instruction to extension registers (R) and extension file registers (ER)

specified as targets in SAVER instruction.

2) Store data to extension registers (R) specified as targets.

3) Execute SAVER instruction.

[2] When storing data of 2048 extension registers (R) in one sector to extension file registers (ER)

1) Temporarily withdraw the data of extension registers (R) specified as targets in SAVER instruction to data registers or unused 2048 extension registers (R) by using BMOV (FNC 15) instruction.

2) Execute INITR (FNC292) instruction to extension registers (R) and extension file registers (ER) specified as targets in SAVER instruction.

3) Return the data of 2048 points temporarily withdrawn in step 1) to extension registers (R) specified as targets by using BMOV (FNC 15) instruction.

4) Execute SAVER instruction.

3. Allowable number of writes to the memory

Note the following cautions on access to extension file registers.

- Data can be written to the memory cassette (flash memory) up to 10,000 times.

Every time the INITR (FNC292), RWER (FNC294) or INITER (FNC295) instruction is executed, it is counted as a write to the memory. Make sure not to exceed the allowable number of writes.

When a continuous operation type instruction is used, data is written to the memory in every operation cycle of the PLC. For preventing this, make sure to use a pulse operation type instruction.

- Execution of the LOADR (FNC290), SAVER (FNC291) or LOGR (FNC293) instruction is not counted as a write to the memory. However, it is necessary to initialize the writing target sector before executing the SAVER (FNC291) or LOGR (FNC293) instruction.

Every time the INITR (FNC292) or INITER (FNC295) instruction is executed, it is counted as a write to the memory. Make sure not to exceed the allowable number of writes.

Errors


An operation error is caused in the following cases; The error flag M8067 turns ON, and the error code is stored in D8067.

- When any device number other than the head device number of a sector of extension file registers is set to **S•** (error code: K6706)
- When a memory cassette is not connected (error code: K6771)
- When the protect switch of the memory cassette is set to ON (error code: K6770)
- When the collation result after data writing is "mismatch" due to omission of initialization or for another reason (error code: K6770)

When this error occurs, the current values (data) of extension registers (R) may be lost. To avoid the data loss, back up the data of extension registers (R) in advance using the following procedure:

- 1) Set the PLC mode to STOP.
- 2) Create a new project in GX Developer.
This step is not necessary if it is alright to overwrite the current project.
- 3) Read the contents of extension registers (R) to GX Developer
 - [1] Select **“Online”** → **“Read from PLC...”** to display the **“Read from PLC”** window.
 - [2] Click **“PLC parameter”** and **“Device data”** to put a check mark to each of them.
 - [3] Click **[Execute]** button to execute reading.
 - [4] When reading is completed, save the project.
- 4) Change the current program inside the PLC to the program shown in “1. Cautions on writing data to a memory cassette” in “Cautions” on the previous page.


- 5) To the PLC, write the data which was temporarily withdrawn to GX Developer.
 - [1] Select **“Online”** → **“Write to PLC...”** to display the **“Write to PLC”** window.
 - [2] Click **“PLC parameter”** and **“MAIN”** to put a check mark to each of them.
 - [3] Click **[Execute]** button to execute writing




- 6) Change the PLC mode from STOP to RUN, execute the program, and store the data to extension file registers inside the memory cassette.

Program examples


1) In the case of HCA8CPLCs Ver. 1.30 or later and HCA8PLCs Ver. 2.20 or later
 In the example shown below, only extension registers R10 to R19 (in sector 0) need to be updated in the extension file registers (ER). When X000 is set to ON, sector 0 (head device R0) is written to the extension file registers 128 points at a time. (128 points are written in one operation cycle)
 Program




Operation




To the next page




2) In the case of HCA8CPLCs former than Ver.1.30
 In the program example shown below, the changed content settings of the extension registers R10 to R19 (sector 0) are reflected on extension file registers (ER) when X000 is set to ON. (128 points are written in one operation cycle.)
 Program




Operation



To the next page





33.3 FNC292 – INTR / Initialize R and ER

Outline

This instruction initializes (to "HFFFF" <K-1>) extension registers (R) in the RAM built in a PLC and extension file registers in a memory cassette (flash memory) before data logging by LOGR (FNC293) instruction.

In HCA8CPLCs former than Ver.1.30, use this instruction to initialize extension file registers (ER) before writing data to them using SAVER (FNC291) instruction.

In HCA8CPLCs Ver.1.30 or later and HCA8PLCs, INITER (FNC295) instruction is also provided to initialize (to "HFFFF" <K-1>) only extension file registers (ER) in a memory cassette (flash memory) in units of sector.

→ For SAVER (FNC291) instruction, refer to Section 33.2.

Sector number	Head device number	Initialized device range
Sector 0	R0	R0 to R2047, ER0 to ER2047
Sector 1	R2048	R2048 to R4095, ER2048 to ER4095
Sector 2	R4096	R4096 to R6143, ER4096 to ER6143
Sector 3	R6144	R6144 to R8191, ER6144 to ER8191
Sector 4	R8192	R8192 to R10239, ER8192 to ER10239
Sector 5	R10240	R10240 to R12287, ER10240 to ER12287
Sector 6	R12288	R12288 to R14335, ER12288 to ER14335
Sector 7	R14336	R14336 to R16383, ER14336 to ER16383

Sector number	Head device number	Initialized device range
Sector 8	R16384	R16384 to R18431, ER16384 to ER18431
Sector 9	R18432	R18432 to R20479, ER18432 to ER20479
Sector 10	R20480	R20480 to R22527, ER20480 to ER22527
Sector 11	R22528	R22528 to R24575, ER22528 to ER24575
Sector 12	R24576	R24576 to R26623, ER24576 to ER26623
Sector 13	R26624	R26624 to R28671, ER26624 to ER28671
Sector 14	R28672	R28672 to R30719, ER28672 to ER30719
Sector 15	R30720	R30720 to R32767, ER30720 to ER32767

Operation (when a memory cassette is used)

- Extension registers (R)
[inside the built-in RAM memory]
- Extension file registers (ER)
[inside the memory cassette]

Device number	Current value	
	Before execution	After execution
(S•)	H0010	HFFFF
(S•)+1	H0020	HFFFF
(S•)+2	H0011	HFFFF
⋮	⋮	⋮
(S•)+(2048×n)-1	HABCD	HFFFF

Device number	Current value	
	Before execution	After execution
(S•)	H1234	HFFFF
(S•)+1	H5678	HFFFF
(S•)+2	H90AB	HFFFF
⋮	⋮	⋮
(S•)+(2048×n)-1	HCDEF	HFFFF

Caution


1. Initialization of two or more sectors

When a memory cassette is attached, 18 ms is required to initialize one sector.

(When a memory cassette is not attached, only 1 ms or less is required to initialize one sector.)

When initializing two or more sectors, take either measures shown below.

- Set a large value to the watchdog timer D8000 using the following program



Guideline of the watchdog timer set value

A value acquired by the following procedure can be regarded as the guideline of the watchdog timer set value.

If an acquired value is 200 ms or less, however, it is not necessary to change the watchdog timer set value.

1) Write a program to be executed from GX Developer to the PLC.

[Online]→[Write to PLC...]

2) Set the current value of D8000 (unit: ms) to "1000" using the device test function in GX

Developer.


[Online]→[Debug]→[Device test...]→"Word device/buffer memory" in Device test dialogbox

- 3) Set the PLC mode to RUN, and execute the program. (Execute this instruction also.)
- 4) Monitor the maximum scan time D8012 (unit: 0.1ms) using the device batch monitoring function in GX Developer.
- 5) Set the watchdog timer to the maximum scan time (D8012) or more.

D8012 stores the maximum scan time in increments of 0.1 ms.

Rough guide to the watchdog timer set value D8000 (unit: ms) is the "value stored in D8012 divided by 10" added by 50 to 100.

- Setting WDT (FNC 07) instruction just before and after INITR instruction as shown below:



If the processing time of the INITR command exceeds 200ms, set the watchdog timer value D8000 (unit: ms) to the processing time or more.

2. Allowable number of writes to the memory

Note the following cautions on access to extension file registers.

- Data can be written to the memory cassette (flash memory) up to 10,000 times. Every time the INITR (FNC292), RWER (FNC294) or INITER (FNC295) instruction is executed, it is counted as a write to the memory. Make sure not to exceed the allowable number of writes. When a continuous operation type instruction is used, data is written to the memory in every operation cycle of the PLC. For preventing this, make sure to use a pulse operation type instruction.
- Execution of the LOADR (FNC290), SAVER (FNC291) or LOGR (FNC293) instruction is not counted as a write to the memory. However, it is necessary to initialize the writing target sector before executing the SAVER (FNC291) or LOGR (FNC293) instruction. Every time the INITR (FNC292) or INITER (FNC295) instruction is executed, it is counted as a write to the memory. Make sure not to exceed the allowable number of writes.

Errors


An operation error is caused in the following cases; The error flag M8067 turns ON, and the error code is stored in D8067.

- When any device number other than the head device number of a sector of extension file registers is set to **S** (error code: K6706)
- When a device number to be initialized exceeds "32767" (error code: K6706)
In this case, devices up to R32767 (ER32767) are initialized.
- When the protect switch of the memory cassette is set to ON (error code: K6770)

Program example

In the program example shown below, the extension registers R0 to R2047 in the sector 0 are initialized.

Note that the extension file registers ER0 to ER2047 are also initialized if a memory cassette is attached.



- Extension registers (R) [inside the built-in RAM memory]

Device number	Current value	
	Before execution	After execution
R0	H1234	HFFFF
R1	H5678	HFFFF
R2	H90AB	HFFFF
⋮	⋮	⋮
R2047	HCDEF	HFFFF

33.4 FNC293 – LOGR / Logging R and ER

Outline

This instruction logs specified devices, and stores the logged data to extension registers (R) in the RAM and extension file registers (ER) in a memory cassette.

1. Instruction format

16-bit Instruction			32-bit Instruction		
Mnemonic	Operation Condition		Mnemonic	Operation Condition	
LOGR	Continuous Operation		—	—	
LOGRP	Pulse (Single) Operation		—	—	

2. Set data

Operand Type	Description	Data Type
(S•)	Head device number to be logged ^{*1}	16-bit binary
m	Number of devices to be logged [1 ≤ m ≤ 8000]	
(D1)	Head device number used in logging	
n	Number of sectors of devices used in logging [1 ≤ n ≤ 16]	
(D2•)	Number of logged data	

3. Applicable devices

Oper- and Type	Bit Devices								Word Devices										Others							
	System User								Digit Specification				System User				Special Unit		Index				Con- stant	Real Number	Charac- ter String	Pointer
	X	Y	M	T	C	S	D	b	KnX	KnY	KnM	KnS	T	C	D	R	U	G	V	Z	Modify	K	H	E	" "	P
(S•) m												✓	✓	✓							✓					
(D1) n															✓							✓	✓			
(D2•)														✓							✓					


Explanation of function and operation

1. 16-bit operation (LOGR and LOGRP)


While the instruction is driven, “m” devices starting from (S•) are logged until “n” sectors of extension registers (R) starting from (D1) and extension file registers (ER) in a memory cassette are filled.

The number of logged data is stored to (D2•)

If a memory cassette is not used, data is not written to extension file registers (ER).



Logging data format



The table below shows the head device number in each sector:

Sector number	Head device number	Written device range	Sector number	Head device number	Written device range
Sector 0	R0	R0 to R2047, ER0 to ER2047	Sector 8	R16384	R16384 to R18431, ER16384 to ER18431
Sector 1	R2048	R2048 to R4095, ER2048 to ER4095	Sector 9	R18432	R18432 to R20479, ER18432 to ER20479
Sector 2	R4096	R4096 to R6143, ER4096 to ER6143	Sector 10	R20480	R20480 to R22527, ER20480 to ER22527
Sector 3	R6144	R6144 to R8191, ER6144 to ER8191	Sector 11	R22528	R22528 to R24575, ER22528 to ER24575
Sector 4	R8192	R8192 to R10239, ER8192 to ER10239	Sector 12	R24576	R24576 to R26623, ER24576 to ER26623
Sector 5	R10240	R10240 to R12287, ER10240 to ER12287	Sector 13	R26624	R26624 to R28671, ER26624 to ER28671
Sector 6	R12288	R12288 to R14335, ER12288 to ER14335	Sector 14	R28672	R28672 to R30719, ER28672 to ER30719
Sector 7	R14336	R14336 to R16383, ER14336 to ER16383	Sector 15	R30720	R30720 to R32767, ER30720 to ER32767

Cautions


1. LOGR instruction

LOGR instruction executes logging in each operation in the continuous operation type. When logging should be executed only once by one input, use the pulse operation type.

2. Caution on using a memory cassette

Flash memory is adopted in a memory cassette. Make sure to initialize the data storage area in units of sector before starting logging.

If LOGR instruction is executed without initializing the data storage area, an operation error (error code: K6770) may be caused



*1 Specify the same device as (D1) in LOGR instruction.

*2 Specify the same number as (n) in LOGR instruction.

3. Allowable number of writes to the memory

Note the following cautions on access to extension file registers.

- Data can be written to the memory cassette (flash memory) up to 10,000 times. Every time the INTR (FNC292), RWER (FNC294) or ITER (FNC295) instruction is executed, it is counted as a write to the memory. Make sure not to exceed the allowable number of writes. When a continuous operation type instruction is used, data is written to the memory in every operation cycle of the PLC. For preventing this, make sure to use a pulse operation type instruction.

- Execution of the LOADR (FNC290), SAVER (FNC291) or LOGR (FNC293) instruction is not counted as a write to the memory. However, it is necessary to initialize the writing target sector before executing the SAVER (FNC291) or LOGR (FNC293) instruction. Every time the INTR (FNC292) or ITER (FNC295) instruction is executed, it is counted as a write to the memory. Make sure not to exceed the allowable number of writes.

Errors

An operation error is caused in the following cases; The error flag M8067 turns ON, and the error code is stored in D8067.

- When any device number other than the head device number of a sector of extension file registers is set to (S) (error code: K6706)
- While data is written, the remaining area and the data quantity to be written are compared with each other.

If the remaining storage area is insufficient, only a limited amount of data is written. (error code: K6706)

- When the protect switch of the memory cassette is set to ON (error code: K6770)
- When the collation result after data writing is "mismatch" due to omission of initialization or for another reason (error code: K6770)

When this error occurs, the current values (data) of extension registers (R) may be lost. To avoid the data loss, back up the data of extension registers (R) in advance using the following procedure:


- 1) Set the PLC mode to STOP.
 - 2) Create a new project in GX Developer.
- This step is not necessary if it is alright to overwrite the current project.
- 3) Read the contents of extension registers (R) to GX Developer

[1] Select "Online" → "Read from PLC..." to display "Read from PLC" window.

[2] Click "Parameter" and "Device data" to put a check mark next to each of them.

[3] Click [Execute] button to execute reading.

[4] When reading is completed, save the project.




) Change the current program inside the PLC to the program shown in "Cautions on using a memory cassette" in "Cautions" on the previous page.

5) To the PLC, write the data which was temporarily withdrawn to GX Developer.

[1] Select "Online" → "Write to PLC..." to display the "Write to PLC" window.

[2] Click "PLC parameter" and "MAIN" to put a check mark to each of them.

[3] Click [Execute] button to execute writing.





6) Change the PLC mode from STOP to RUN,

execute the program, and store the data to the extension file registers inside the memory cassette.

Program example

In the program example shown below, D1 and D2 are logged to the area from R2048 to R6143 every time X001 turns ON.





33.5 FNC294 – RWER / Rewrite to ER

Outline

This instruction writes the current values of an arbitrary number of extension registers (R) stored in the RAM in the PLC to extension file registers (ER) stored in a memory cassette (flash memory or EEPROM) or the EEPROM built into the PLC.

Because RWER (FNC294) instruction is not supported in HCA8CPLCs former than Ver.1.30, use SAVER (FNC291) instruction instead.

→ For SAVER (FNC291) instruction, refer to Section 33.2.

1. Instruction format

FNC 294		16-bit Instruction		Mnemonic	Operation Condition	32-bit Instruction	
	RWER			RWER	Continuous Operation Pulse (Single) Operation		
	P			RWERP		—	
			5 steps				

2. Set data

Operand Type	Description	Data Type
(S•)	Device number of extension register storing data	16-bit binary
n	Number of written (transferred) devices [FX3G: 1 ≤ n ≤ 24000, FX3U/FX3UC: 0 ≤ n ≤ 32767]	

3. Applicable devices



Oper- and Type	Bit Devices							Word Devices							Others											
	System User							Digit Specification				System User			Special Unit	Index			Constant	Real Number	Charac- ter String	Pointer				
	X	Y	M	T	C	S	D□.b	KnX	KnY	KnM	KnS	T	C	D	R	U□\G□	V	Z	Modify	K	H	E	"□"	P		
(S•)														✓				✓								
n													✓						✓	✓						

Explanation of function and operation

1. 16-bit operation (RWER)

1) In HCA8/HCA8CPLCs

The contents (current values) of “n” extension registers (R) starting from (S•) are written (transferred) to extension file registers having the same device numbers in a memory cassette (flash memory).



*1 All points specified by the instruction are written (transferred).

- When “n” is set to “0”, it is handled as “32768” when the instruction is executed.


Cautions

1. Cautions on writing data to a memory cassette (flash memory) for HCA8/HCA8CPLCs
Memory cassettes adopt flash memory. Note the following contents when writing data to extension file registers in a memory cassette with the FNC294 instruction.

- Though extension file registers to be written can be specified arbitrarily, writing is executed in units of sector.

It takes about 47 ms to write one sector. If the extension file registers to be written are located in two sectors, the instruction execution time will be about 94 ms.

Make sure to change the set value of the watchdog timer D8000 before executing this instruction.



The table below shows the head device number in each sector:

Sector number	Device range	Sector number	Device range
Sector 0	ER0 to ER2047	Sector 8	ER16384 to ER18431
Sector 1	ER2048 to ER4095	Sector 9	ER18432 to ER20479
Sector 2	ER4096 to ER6143	Sector 10	ER20480 to ER22527
Sector 3	ER6144 to ER8191	Sector 11	ER22528 to ER24575
Sector 4	ER8192 to ER10239	Sector 12	ER24576 to ER26623
Sector 5	ER10240 to ER12287	Sector 13	ER26624 to ER28671
Sector 6	ER12288 to ER14335	Sector 14	ER28672 to ER30719
Sector 7	ER14336 to ER16383	Sector 15	ER30720 to ER32767

- Do not turn OFF the power while this instruction is being executed. If the power is turned OFF, execution of this instruction may be aborted. If execution is aborted, the data may be lost. Make sure to back up the data before executing this instruction.

→ **For the backup method, refer to the next page.**

2. Allowable number of writes to the memory

Note the following cautions on access to extension file registers.

- In HCA8/HCA8CPLCs

Data can be written to the memory cassette (flash memory) up to 10,000 times.

Every time the INTR (FNC292), RWER (FNC294) or INITER (FNC295) instruction is executed, it is counted as a write to the memory. Make sure not to exceed the allowable number of writes.

When a continuous operation type instruction is used, data is written to the memory in every operation cycle of the PLC. For preventing this, make sure to use a pulse operation type instruction.

Execution of the LOADR (FNC290), SAVER (FNC291) or LOGR (FNC293) instruction is not counted as a write to the memory. However, it is necessary to initialize the writing target sector before executing the SAVER (FNC291) or LOGR (FNC293) instruction.

Every time the INTR (FNC292) or INITER (FNC295) instruction is executed, it is counted as a write to the memory. Make sure not to exceed the allowable number of writes.

Data backup method

When the contents of extension file registers (ER) and extension registers (R) should not be lost, back up the current values (data) of extension file registers (ER) and extension registers (R) in advance using the following procedure:

1) Set the PLC mode to STOP.

2) Create a new project in GX Developer.

This step is not necessary if it is alright to overwrite the current project.

3) Read the contents of extension file registers (ER) and extension registers (R) to GX Developer.

[1]Select “Online” →“Read from PLC...” to display the “Read from PLC” window.

[2]Click “Parameter” and “Device data” to put a check mark next to each of them.

[3]Select “Ext. file register” and “Ext. register” on the “Device data” tab. In GX Developer former than Ver.8.18U, the extension file register range cannot be set.

[4]Click [Execute] button to execute reading.

[5]When reading is completed, save the project

Errors

An operation error is caused in the following cases; The error flag M8067 turns ON, and the error code is stored in D8067.

- When the last device number to be transferred exceeds “32767” (error code: K6706)


At this time, data is read (and transferred) until the last device number R32767.

- When a memory cassette is not connected (error code: K6771)
- When the protect switch of the memory cassette is set to ON (error code: K6770)


Program example

In the program example shown below, the contents of extension registers R10 to R19 (sector 0)

used for setting data are reflected on extension file registers (ER) when X000 turns ON
Program



Operation



33.6 FNC295 – INITER / Initialize ER

Outline

This instruction initializes extension file registers (ER) to “HFFFF” (<K-1>) in a memory cassette (flash memory) before executing the SAVER (FNC291) instruction.

Because the INITER (FNC295) instruction is not supported in HCA8CPLCs earlier than Ver.1.30, use INITR (FNC292) instruction instead.

→ For SAVER (FNC291) instruction, refer to Section 33.2.

→ For INITR (FNC292) instruction, refer to Section 33.3.

1. Instruction format

FNC 295		16-bit Instruction		Mnemonic	Operation Condition	32-bit Instruction		Mnemonic	Operation Condition
INITER	P	5 steps	INITER		Continuous Operation			—	
			INITERP		Pulse (Single) Operation			—	

2. Set data

Operand Type	Description	Data Type
(S•)	Head device number of extension register sector with the same device number as the extension file register to be initialized	16-bit binary
n	Number of sectors of extension file registers to be initialized	

3. Applicable devices


Oper- and Type	Bit Devices							Word Devices								Others								
	System User							Digit Specification				System User				Special Unit	Index			Con-stant	Real Number	Charac-ter String	Pointer	
	X	Y	M	T	C	S	D□.b	KnX	KnY	KnM	KnS	T	C	D	R	U□\G□	V	Z	Modify	K	H	E	"□"	P
(S•)														✓				✓						
n																			✓	✓				

Explanation of function and operation

1. 16-bit operation (INITER and INITERP)

“n” sectors of extension file registers (ER) in a memory cassette (flash memory) with the same device number as (S•) are initialized to “HFFFF” (<K-1>).

Initialization is executed in sectors



The table below shows the head device number in each sector:

Sector number	Head device number	Initialized device range
Sector 0	R0	ER0 to ER2047
Sector 1	R2048	ER2048 to ER4095
Sector 2	R4096	ER4096 to ER6143
Sector 3	R6144	ER6144 to ER8191
Sector 4	R8192	ER8192 to ER10239
Sector 5	R10240	ER10240 to ER12287
Sector 6	R12288	ER12288 to ER14335
Sector 7	R14336	ER14336 to ER16383

Sector number	Head device number	Initialized device range
Sector 8	R16384	ER16384 to ER18431
Sector 9	R18432	ER18432 to ER20479
Sector 10	R20480	ER20480 to ER22527
Sector 11	R22528	ER22528 to ER24575
Sector 12	R24576	ER24576 to ER26623
Sector 13	R26624	ER26624 to ER28671
Sector 14	R28672	ER28672 to ER30719
Sector 15	R30720	ER30720 to ER32767

Operation

- Extension file registers (ER) [inside the memory cassette]


Device number	Current value	
	Before execution	After execution
(S•)	H1234	HFFFF
(S•)+1	H5678	HFFFF
(S•)+2	H90AB	HFFFF
⋮	⋮	⋮
(S•)+(2048×n)-1	HCDEF	HFFFF

Caution

About 25 ms is required to initialize one sector.

When initializing two or more sectors, take either measure shown below.

- Set a large value to the watchdog timer D8000 using the following program



Guideline of the watchdog timer set value

A value acquired by the following procedure can be regarded as the guideline of the watchdog timer set value.

If an acquired value is 200 ms or less, however, it is not necessary to change the watchdog timer set value.

1) Write a program to be executed from GX Developer to the PLC.

[Online]→[Write to PLC...]

2) Set the current value of D8000 (unit: ms) to "1000" using the device test function in GX Developer.

[Online]→[Debug]→[Device test...]→"Word device/buffer memory" in Device test dialogbox

3) Set the PLC mode to RUN, and execute the program. (Execute this instruction also.)


4) Monitor the maximum scan time D8012 (unit: 0.1ms) using the device batch monitoring function in GX Developer.

5) Set the watchdog timer to the maximum scan time (D8012) or more.

D8012 stores the maximum scan time in increments of 0.1 ms.

Rough guide to the watchdog timer set value D8000 (unit: ms) is the "value stored in D8012 divided by 10" added by 50 to 100.

- Setting WDT (FNC 07) instruction just before and after INITER instruction as shown below:



If the processing time of the INITER command exceeds 200ms, set the watchdog timer value D8000 (unit: ms) to the processing time or more.

2. Allowable number of writes to the memory

Note the following cautions on access to extension file registers.

- Data can be written to the memory cassette (flash memory) up to 10,000 times.

Every time the INITR (FNC292), RWER (FNC294) or INITER (FNC295) instruction is executed, it is counted as a write to the memory. Make sure not to exceed the allowable number of writes.

When a continuous operation type instruction is used, data is written to the memory in every operation cycle of the PLC. For preventing this, make sure to use a pulse operation type instruction.

- Execution of the LOADR (FNC290), SAVER (FNC291) or LOGR (FNC293) instruction is not counted as a write to the memory. However, it is necessary to initialize the writing target sector before executing the SAVER (FNC291) or LOGR (FNC293) instruction.

Every time the INITR (FNC292) or INITER (FNC295) instruction is executed, it is counted as a write to the memory. Make sure not to exceed the allowable number of writes.

Errors

An operation error is caused in the following cases; The error flag M8067 turns ON, and the error code is stored in D8067.


- When any device number other than the head device number of a sector of extension file registers (ER) is set to **S** (error code: K6706)
- When a device number to be initialized exceeds "32767" (error code: K6706)

In this case, devices up to R32767 (ER32767) are initialized.

- When the protect switch of the memory cassette is set to ON (error code: K6770)
- When a memory cassette is not connected (error code: K6771)

Program example

In the program example shown below, the extension fileregisters ER0 to ER2047 in sector 0 are initialized



- Extension file registers (ER) [inside the memory cassette]

Device number	Current value	
	Before execution	After execution
ER0	H1234	HFFFF
ER1	H5678	HFFFF
ER2	H90AB	HFFFF
⋮	⋮	⋮
ER2047	HCDEF	HFFFF

34. SFC Program and Step Ladder

This chapter explains the programming procedures and sequence operations for the “SFC” and “step ladder” programming methods in GX Developer.

34.1 SFC Program

34.1.1 Outline

Sequence control using the SFC (sequential function chart) is available in HC PLCs.

In SFC programs, the role of each process and the overall control flow can be expressed easily based on machine operations, so sequence design is easy. Accordingly, machine operations can be easily transmitted to any person, and created programs are efficient in maintenance, specifications changes and actions against problems.

When SFC programs and step ladder instructions are programmed conforming to the same rules, they are compatible with each other.

As a result, the same contents can be handled in relay ladder charts which are familiar and easy to understand

34.1.2 Explanation of function and operation

In SFC programs, a state relay State S is regarded as one control process, and the input conditions and output control sequence are programmed in each process.

Because the preceding process is stopped when the program execution proceeds to the next process, a machine can be controlled using simple sequences for each process.

Operation of state relay State S and driven instruction

In SFC programs, each process performed by the machine is expressed by a state relay.

- When a state relay turns ON, a connected circuit (internal circuit) is activated.

When a state relay turns OFF, a connected internal circuit is deactivated.

After one operation cycle, non-driving of an instruction (jump status) is not available.


- When a condition (transfer condition) provided between state relays is satisfied, the next state relay turns ON, and the state relay which has been ON so far turns OFF (transfer operation).

In the state relay ON status transfer process, both state relays are ON only momentarily (for one operation cycle).

In the next operation cycle after the ON status is transferred to the next state relay, the former state is reset to OFF.

When the transfer state relay S is used in a contact instruction, however, the contact image is executed in the OFF status immediately after the transfer condition is satisfied.

- A state relay number can be used only once.





*1. Output coils can be used again in different state relays

34.1.3 SFC program creating procedure

Create an SFC program using the following procedure:

1. Operation example




- 1) When the start pushbutton switch is pressed, the truck moves forward. When the limit switch LS1 turns ON, the truck immediately starts to move backward. (The limit switch LS1 is normally OFF, and turns ON when the truck reaches the forward limit. Other limit switches function in the same way.)
- 2) When the truck moves backward and the limit switch LS2 turns ON, the truck stops for 5 seconds, and then starts to move forward again. When the limit switch LS3 turns ON, the truck immediately starts to move backward.
- 3) When LS2 turns ON after that, the truck driving motor stops.
- 4) When the start pushbutton switch is pressed again after a series of operations finish, the above operation is repeated.

2. Creating a process drawing

Create the process drawing shown on the right using the following procedure:

- 1) Divide the operation described in the above example into individual processes, and express each process in a rectangle in the order of operation from top to bottom.
- 2) Connect each process with vertical lines, and write the condition for each proceeding process. When performing repeated operations, indicate with an arrow the process the truck will return to after a series of operations finish.
- 3) Write the operation performed in each process on the right side of each rectangle indicating a process



3. Assigning devices

Assign devices of a PLC in the created process drawing.

- 1) Assign a state relay (S•) to a rectangle indicating a process.

At this time, assign a state relay (S0 to S9) to the initial process.

After the first process, arbitrarily assign state relay numbers (S20 to S899) except the initial state relays. (There is no relationship between state relay numbers and order of processes.) There are latched (battery backed) type state relays whose ON/OFF status is stored against power failure.

The state relays S10 to S19 are used for special purposes when the IST (FNC 60) instruction is used.

2) Assign a device (input terminal number connected to a pushbutton switch or limit switch, timer number, etc.) to each transfer condition. NO contact and NC contact are available for a transfer condition. If there are two or more transfer conditions, AND circuit or OR circuit is available.

3) Assign a device (output terminal number connected to external equipment, timer number, etc.) used for an operation performed in each process.

Many devices such as timers, counters and auxiliary relays are provided in a PLC, and can be used arbitrarily.

The timer T0 is used here. Because T0 works by the 0.1 sec clock, the output contact turns ON five seconds after a coil is driven when the set value is K50.


If there are two or more loads such as timers and counters which are driven at the same time, two or more circuits can be assigned to one state relay.

4) When performing repeated operations or skipping some processes (jump operation), use “□” and specify the jump destination state relay number.

In this example, only the SFC program creating procedure is explained. In practical cases, a circuit for setting the initial state relay to ON is required to execute the SFC program.

Create a circuit for setting the initial state relay to ON using the relay ladder.

At this time, use SET instruction to set the initial state relay to ON



4. Inputting and indicating a program using GX Developer

- Input a circuit for setting the initial state relay to ON using the relay ladder.


In this example, the initial state relay S0 is set to ON in a ladder block using the special auxiliary relay M8002 which turns ON momentarily when the PLC mode is changed from STOP to RUN.

- When inputting a program using GX Developer, write a relay ladder program to a ladder block, and write an SFC program to an SFC block.
- Programs expressing operations in state relays and transfer conditions are handled as internal circuits of the state relays and transfer conditions.


Create each one using a relay ladder.

For details of programming procedure in GX Developer, refer to GX Developer Operating Manual.

Write a circuit not belonging to SFC to a ladder block using a relay ladder.




M8002




Program for setting the initial state relay to ON

Write an SFC program to an SFC block.



Indicate the state relay number and transfer condition number.



Input them as internal circuits.




When a program is input using GX Developer, "RET" and "END" are automatically written.

34.1.4 Handling and role of initial state relay

Handling of the initial state relay

- A state relay located at the head of an SFC program is the initial state relay. Only state relays S0 to S9 are available.
- The initial state relay is driven by way of another state relay (S24 in the example shown below). But it is necessary to drive the initial state relay in advance by another measure at the start of operation.
- In the example shown below, the initial state relay is driven by the special auxiliary relay M8002 which turns ON and remains ON only momentarily when the PLC mode is changed from STOP to RUN.
- General state relays other than initial state relays should be driven by another state relay. They cannot be driven by any other device.
- The state relay which may be driven by a contact other than the STL instruction is there by defined as the initial state relay, and should be described at the top of the flow.



Role of the initial state relay

1. Used as an identification device for inverse conversion

- In inverse conversion from an instruction list into an SFC program, it is necessary to identify the top of the flow. For this purpose, use the initial state relay S0 to S9.

If any other state relay number is used, inverse conversion is disabled.

- Program the STL instruction for the initial state relay before the STL instructions for subsequent state relays. Program the RET instruction at the end.

By this programming method, if there are two or more independent flows, they are separated from each other.

2. Used to prevent double start

- In the above example, even if the start button is pressed while the state relay S24 is ON, the command is invalid (S0 does not turn ON).

As a result, double start is prevented

34.1.5 Latched (battery backed) type state relays

In the latched (battery backed) type state relays, the ON/OFF status is backed up by the battery or EEPROM memory against power failure.

Use this type of state relays if the operation should be restarted from the last point at power

recovery after power failure occurred in the middle of machine operations.

34.1.6 Role of RET instruction

- Use RET instruction at the end of an SFC program.

When inputting an SFC program using GX Developer, however, it is not necessary to input RET instruction (because RET instruction is automatically written).

- In a PLC, two or more SFC blocks can be put between step 0 and the END instruction.

When there are ladder blocks and SFC blocks, put RET instruction at the end of each SFC program.

34.1.7 Preliminary knowledge for creating SFC program

List of sequence instructions available in states

State relay		Instruction		
		LD/LDI/LDP/LDF, AND/ANI/ANDP/ANDF, OR/ORI/ORP/ORF, INV,MEP/MEF, OUT,SET/RST, PLS/PLF	ANB/ORB/MPS/MRD/ MPP	MC/MCR
Initial/general state relay		Available	Available*1	Not available
Branch/ recombination state relay	Drive processing	Available	Available*1	Not available
	Transfer processing	Available	Not available	Not available

- STL instruction cannot be used in interrupt programs and subroutine programs.
- When using SFC programs (STL instruction), do not drive state relays S using SET or OUT instructions in an interrupt program.
- It is not prohibited to use jump instructions in state relays. However, it is not recommended to use jump instructions because complicated movements will result.

*1. The MPS instruction cannot be used immediately after a state relay (STL instruction), even in a drive processing circuit

Special auxiliary relays

For efficiently creating SFC programs, it is necessary to use some special auxiliary relays. The table below shows major ones.

Device number	Name	Function and application
M8000	RUN monitor	This relay is normally ON while the PLC is in the RUN mode. Use this relay as the program input condition requiring the normally driven status or for indicating the PLC operation status.
M8002	Initial pulse	This relay turns ON and remains ON only instantaneously when the PLC mode is changed from STOP to RUN. Use this relay for the initial setting of a program or for setting the initial state relay.
M8040	STL transfer disable	When this relay is set to ON, transfer to the ON status is disabled among all state relays. Because programs in state relays are operating even in the transfer disabled status, output coils do not turn OFF automatically.
M8046*1	STL state ON	This relay automatically turns ON when any of state the relays S0 to S899 or S1000 to S4095 turn ON. Use this relay to prevent simultaneous startup of another flow or as a process ON/OFF flag.
M8047*1	Enable STL monitoring	When this relay is driven, the device number of a state relay in the ON status having the smallest device number among S0 to S899 and S1000 to S4095 is stored to D8040, and the state relay number in the ON status having the next smallest device number is stored to D8041. In this way, up to eight state relays in the ON status are stored up to D8047. <ul style="list-style-type: none"> In the FX-PCS/WIN(-E), FX-20P(-E), and FX-10P(-E), when this relay is driven, the state relays in the ON status are automatically read and displayed. For details, refer to the manual of each peripheral equipment. In the SFC monitor in GX Developer, the automatic scroll monitoring function is valid even if this relay is not driven.


*1. Processed when END instruction is executed.

Operation of state relays and use of an output two or more times

• In different state relays, a same output device (Y002 in this example) can be programmed as shown in the right figure.

In this case, when S21 or S22 is ON, Y002 is output.

However, if the same device as an output coil (Y002) in a state relay is programmed in a ladder block program or if a same output coil is programmed twice in one state relay, it is handled in the same way as general double coil.




Interlock of outputs

• In the state relay ON status transfer process, both states turn ON only instantaneously (during one operation cycle) at the same time.


Accordingly, between a pair of outputs which should not be set to ON at the same time, provide an interlock outside the PLC in conformance to the handy manual of the PLC so that simultaneous ON can be prevented.

In addition, provide interlock in the program as shown in the right figure.



Use of a timer two or more times


- In the same way as an output coil, a timer coil can be programmed in different state relays. However, it is not permitted to program the same timer coil in adjacent state relays. If the same timer coil is programmed in adjacent state relays, the timer coil is not set to OFF at process transfer, so the current value is not reset.




Output driving method


- It is not permitted to write program an instruction not requiring a contact after LD or LDI instruction from a bus line in a state relay.

Change such a circuit as shown below.




Operations of “□” and “”

Use “□” to express transfer to a state relay in an upper position (repeat), transfer to a state relay in a lower position (jump), or transfer to a state relay in another separate flow.


Use “” to express reset of a state relay.

1) Transfer source program



2) Transfer destination program

In GX Developer, “●” is automatically displayed in the transfer destination state relay




3) Reset circuit program

In the program example shown below, S65 is reset from S65 by way of X007.

Reset of another state relay (S70, for example) from S65 is executed in the same way, but in this case S65 is not reset because this is not transfer.


In GX Developer, “●” is automatically displayed in a state relay to be reset.




Reset of state relays at one time and output disability

For output disability corresponding to emergency stop, follow “Cautions on safety” described in the PLC manual.

1) Resetting many state relays at one time by specifying a range
 Fifty-one state relays from S0 to S50 are reset at one time.




2) Disabling arbitrary output of state relays in the ON status




3) Setting to OFF all output relays (Y) in a PLC

Even while the special auxiliary relay M8034 is ON, the sequence program is executed continuously, but all output relays (Y) turn OFF. (These output relays are in the ON status in the monitor.)



Position of MPS, MRD and MPP instructions


MPS, MRD or MPP instruction cannot be used directly from a bus line in a state relay inside the STL. Program MPS, MRD or MPP instruction after LD or LDI instruction as shown below.



Programming complicated transfer conditions

In a transfer condition circuit, ANB, ORB, MPS, MRD and MPP instructions are not available.


Program the circuit as shown below:



Processing of state relay whose transfer condition is already satisfied

In some cases, it is necessary to execute the next transfer after the limit switch X030 (working as the transfer condition) in the ON status is set to OFF once, and then set to ON again.

In such a case, make the transfer condition into pulses as shown below so that transfer is not executed by M100 when S30 turns ON for the first time.



Transfer of state relay ON status by a same signal

In some cases, it is necessary to transfer the state relay ON status by the ON/OFF operation of one pushbutton switch.

To achieve such a transfer, it is necessary to convert the transfer signal into pulses in programming. The following two methods are available to convert the transfer condition into pulses:

1. Procedure using PLS instruction

Immediately after M0 turns ON and then S50 turns ON, the transfer condition M1 (NC contact) is open. As a result, it is not possible to transfer the ON status to S51 at the same time when S50 turns ON.


When M0 turns ON again, the ON status is transferred to

S51.

2. Procedure using a pulse contact instruction (M2800 to M3071)

By using an auxiliary relay M2800 to M3071 in a rising/ falling edge detection instruction (LDP, LDF, ANDP, ANDF, ORP or ORF), the ON status can be efficiently transferred by the same signal.

When M2800 or later is specified as a device in a rising/ falling edge detection instruction, only the first rising/falling edge detection instruction after a coil instruction is executed. Accordingly, when X001 is set to ON, only the transfer condition in a state relay currently in the ON status is ON during one operation cycle, and then the ON status is transferred to the next state relay




*1. It is alright to program a device number used in LD, LDI, OR or ORI instructions after a corresponding coil in the ladder block. However, if a same device number is programmed in LDP, LDF, ANDP, ANDF, ORP or ORF instruction, the priority is given to such an instruction and the transfer condition is not effective.

Caution on using a rising/falling edge detection contact

When a rising/falling detection contact in LDP, LDF, ANDP, ANDF, ORP or ORF instruction is used in a state relay, the contact whose status was changed while the state relay was OFF is detected when the state relay turns ON the next time.

When it is necessary to immediately detect the rising edge or falling edge for a condition which may change while a state relay is OFF, change the program as shown below



When the ON status is transferred to S70 at the falling edge of X013 and then X014 turns OFF after that, the falling edge of X014 is not detected at this point because S3 is OFF. When S3 turns ON the next time, the falling edge of X014 is detected.


Accordingly, when S3 turns ON the next time, the ON status is immediately transferred to S70.


34.1.8 SFC flow formats

This section shows operation patterns of single flows and operation patterns when selective branches and parallel branches are combined in SFC programs.


1. Jump and repeat flows


1) Jump

Direct transfer to a state relay in a lower position or transfer to a state relay in a different flow is called jump, and the transfer destination state relay is indicated by “”.



2) Repeat

Transfer to a state relay in an upper position is called repeat, and the transfer destination state relay is indicated by “” in the same way as “jump.”




Separation of flow

When creating an SFC program having two or more initial state relays, separate the blocks for each initial state relay.


The ON status can be transferred among SFC programs created by block separation (jump to a different flow).

A state relay in a program created in a different block can be used as a contact for the internal circuit or transfer condition of another state relay.


1. Separation of flow



2. Jump to another flow



3. Using a state relay in a program created in a different block




Composite flows with branches and recombination

The single flow format is the fundamental style in process transfer control. Only single flow is sufficient in sequence control for simple operations. When various input conditions and operator manipulations intervene, however, complicated conditions can be easily handled by using selective branches and parallel branches.

A branch for selectively processing many processes depending on a condition is called selective branch. A branch for processing many processes at the same time is called parallel branch.


1. Selective branch

Either one among many flows is selected and executed.



2. Parallel branch


All of many flows are executed at the same time.



34.1.9 Program of branch/recombination state relays


Selective branch

After making a branch, create a transfer condition.




Selective recombination

After creating a transfer condition, recombine.




Parallel branch

After creating a transfer condition, make a branch.



Parallel recombination

After recombining, create a transfer condition.




34.1.10 Rule for creating branch circuit

Limitation in the number of branch circuits

In one parallel branch or selective branch, up to eight circuits can be provided.

When there are many parallel branches and selective branches, however, the total number of circuits per initial state is limited to 16 or less.



It is not permitted to execute transfer or reset from a recombination line or state relay before recombination to a branch state relay.

Make sure to provide a dummy state, then execute transfer or reset from a branch line to a separate state relay.


Composition of branches/recombination and dummy state

1. When a recombination line is directly connected to a branch line without a state relay


When a recombination line is directly connected to a branch line without a state relay as shown below, it is recommended to provide a dummy state relay between the lines.


There are no dedicated numbers for dummy state relays.

Use a state relay number not used in a program as a dummy state relay.




2. When there are selective branches continuously, reduce the number of branches.






3. It is not permitted to provide a selective transfer condition * after parallel branches or to recombine parallel branches after a transfer condition < * >.




4. In the flow shown below, it is not determined whether a selective or parallel branch is provided. Change it as shown below.




5. The following flows are allowed.

Flow B is alright. In flow A, however, note that an operation is paused at a point where parallel branches are recombined



6. It is not permitted to cross flows in SFC programs.

Change a flow on the left to a flow on the right. This change enables inverse conversion from a program on the instruction word basis into an SFC program. (The flow on the left cannot be converted into an SFC program.)




34.1.11 Program examples

Examples of single flows

1. Example of flicker circuit

- 1) When the PLC mode is changed from STOP to RUN, the state relay S3 is driven by the initial pulse (M8002).
- 2) The state relay S3 outputs Y000. One second later, the ON status transfers to the state relay S20.
- 3) The state relay S20 outputs Y001. 1.5 seconds later, the ON status returns to the state relay S3.



2. Example of fountain control

1) Cyclic operation (X001 =OFF, X002 =OFF)

When the start button X000 is pressed, the outputs turn ON in the order “Y000 (wait indication) → Y001 (center lamp) → Y002 (center fountain) → Y003 (loop line lamp) → Y007 (loop line fountain) → Y000 (wait indication)”, and then the outputs return to the wait status.


Each output is switched in turn every 2 seconds by a timer.

2) Continuous operation (X001 =ON)

Y001 to Y007 turn ON in turn repeatedly.

3) Stepping operation (X002 =ON)

Every time the start button is pressed, each output turns ON in turn.



3. Example of cam shaft turning control

The limit switches X013 and X011 are provided in two positions, large forward rotation angle and small forward rotation angle.

The limit switches X012 and X010 are provided in two positions, large backward rotation angle and small backward rotation angle.


When the start button is pressed, the cam shaft performs the operation “small forward rotation → small backward rotation → large forward rotation → large backward rotation”, and then stops.

The limit switches X010 to X013 are normally OFF.

When the cam shaft reaches a specified angle, a corresponding limit switch turns ON.

- When M8047 turns ON, the operation state monitoring becomes valid. If either one among S0 to S899 and S1000 to S4095 is ON, M8046 turns ON after the END instruction is executed.
- This SFC program adopts latched (battery backed) type state relays so that the operation is restarted from this process when the start button is pressed even after the power is interrupted in the middle of operation.

However, all outputs except Y020 are disabled until the start button is pressed.




<M8034: All outputs disable>


When M8034 is set to ON, all outputs to the outside turn OFF even though the PLC is executing each program in RUN mode.

4. Example of sequential start and stop

The motors M1 to M4 are started in turn by a timer, and stopped in turn in the reverse order.

This SFC flow is based on a single flow, and has jumps of state relays.






This SFC program shows an example in which a part of the flow is skipped according to a condition, and the execution is transferred to a state in a lower position.

The execution can be transferred to a state in an upper position.


The partial skip flow shown on the previous page can be expressed in a flow of selective branches and recombination as shown below.

Make sure that a flow proceeds from top to bottom, and that a flow does not cross except branch lines and recombination lines.

Ladder block



SFC block



Examples of flows having selective branches and recombination


1. Operation of selective branch

- When two or more flows are provided and either one is selected and executed, it is called a selective branch.
- In the example shown on the right, X000, X010 and X020 should not turn ON at the same time.

- For example, when X000 turns ON while S20 is ON, the ON status is transferred to S21; S20 turns OFF, and S21 turns ON.

Accordingly, even if X010 or X020 turns ON after that, S31 and S41 do not turn ON.

- The recombination state relay S50 is driven by either one among S22, S32 and S42.




2. Example of selecting and carrying large and small balls

The figure below shows a mechanism which selects and carries large and small balls using conveyors.


The upper left position is regarded as the origin, and the mechanism performs in the order “moving down → suction → moving up → moving rightward → moving down → release → moving up → moving leftward” .


When the arm moves down and the electromagnet pushes a large ball, the lower limit switch LS2 turns OFF.

When the electromagnet pushes a small ball, LS2 turns ON.



In an SFC program for selecting large and small products or judging products as accepted or rejected, selective branches and recombination are adopted as shown in the figure below.





Example of flows having parallel branches and recombination

1. Operation of parallel branch

- Branches in which all flows proceed at the same time are called parallel branches.
- In the example shown on the left, when X000 turns ON while S20 is ON, S21, S24 and S27 turn ON at the same time and the operation is started in each flow.
- When the operation is finished in each flow and X007 turns ON, the recombination state relay S30 turns ON. S23, S26 and S29 turn OFF.
- Such recombination is sometimes called wait recombination. (The original flow continues its operation until all


flows finish their operations and join the original flow.)

When the parts A, B and C are processed in parallel and then assembled afterward, flows having parallel branches and recombination are used

2. Example of pushbutton type crosswalk

A pushbutton type crosswalk shown in the figure below can be expressed in flows having parallel branches and recombination.


Y003: Green Y002: Yellow Y001: Red




The SFC program for a pushbutton type crosswalk is as shown below. In this example, a partial flow (jump to a state relay located in an upper position) is repeated for blinking the green lamp on the crosswalk.

- When the PLC mode is changed from STOP to RUN, the initial state relay S0 turns ON. Normally, the green lamp is ON for the road and the red lamp is ON for the sidewalk.
- When the crossing button X000 or X001 is pressed, the state relay S21 specifies “road: green” and the state relay S30 specifies “sidewalk: red”. The signal lamp status is not changed.
- 30 seconds later, the yellow lamp turns ON for the road. 10 seconds later after that, the red lamp turns ON for the road.
- When the timer T2 (5 seconds) reaches timeout after that, the green lamp turns ON for the sidewalk.
- 15 seconds later, the green lamp starts to blink for the sidewalk. (S32 turns OFF the green lamp, and S33 turns ON the green lamp.)
- While the green lamp is blinking, S32 and S33 turn ON and OFF repeatedly. When the counter C0 (set value: 5) turns ON, S34 turns ON. 5 seconds after the red lamp turns ON for the sidewalk, the signal lamps return to the initial state.
- Even if the crossing button X000 or X001 is pressed in the middle of operation, the pressing is ignored.

Ladder block



SFC block



34.2 Step Ladder

34.2.1 Outline

In programs using step ladder instructions, a state relay State S is assigned to each process based on machine operations, and sequences of input condition and output control are programmed as circuits connected to contacts (STL contacts) of state relays in the same way as SFC programs. The concept of program creation and the types and operations of state relays are the same as for SFC programs. However, because the contents can be expressed in the ladder format, step ladder programs can be handled as familiar relay ladder charts even though the actual contents are the same as those of SFC programs.

In step ladder programs, the list format is also available.

SFC programs and step ladder programs can be converted each other if they are programmed in the same rules respectively.

This section explains the expressions and cautions of step ladder programs in comparison with SFC programs, and the input order in the list format.

34.2.2 Explanation of function and operation

In a step ladder program, a state relay State S is regarded as one control process, and a sequence of input condition and output control are programmed in a state relay.

Because the preceding process is not performed any more when the program execution proceeds to the next process, a machine can be controlled using simple sequences for each process.

Operation of step ladder instructions

In a step ladder program, each process performed by the machine is expressed by a state relay.

A state relay consists of a drive coil and contact (STL contact) in the same way as other relays.

Use SET or OUT instruction to drive a coil, and use STL instruction for a contact.

- When a state relay turns ON, a connected circuit (internal circuit) is activated by way of an STL contact.

When a state relay turns OFF, a connected internal circuit is deactivated by way of an STL contact.

After one operation cycle, non-driving of an instruction (jump status) is not available.


- When a condition (transfer condition) provided between state relays is satisfied, the next state relay turns ON, and the state relay which has been ON so far turns OFF (transfer operation).

In the state relay ON status transfer process, the both state relays are ON only instantaneously (during one operation cycle).

In the next operation cycle after the ON status was transferred, the former state is reset to OFF.

When the transfer state relay S is used in a contact instruction, however, the contact image is executed in the OFF status immediately after the transfer condition is satisfied.

- One state relay number can be used only once.



*1. Output coils can be used again in different state relays.


34.2.3 Expression of step ladder

Step ladder programs and SFC programs are substantially the same as described above, but actual programs are expressed as shown below.

A step ladder program is expressed as relay ladder, but it can be created according to the machine control flow using state relays.

<Step ladder>

<SFC program>



34.2.4 Creation of step ladder program (SFC program → STL program)

The figure on the left shows one state relay extracted as an example from an SFC program. Each state relay has three functions, driving a load, specifying a transfer destination and specifying a transfer condition.

The step ladder shown on the right expresses this SFC program as a relay sequence.


In this program, a load is driven, and then the ON status is transferred.

In a state relay without any load, the drive processing is not required.


For the program creation procedure, refer to the description on SFC programs.

- For the program creation procedure, refer to Subsection 34.1.3.
- For the handling and role of initial state relays, refer to Subsection 34.1.4.
- For latched (battery backed) type state relays, refer to Subsection 34.1.5.
- For RET instruction, refer to Subsection 34.1.6.

<SFC program>



<Step ladder>



<List program>

```

0  STL  S20
1  OUT  Y010
2  LD   X010
3  OR   X011
4  OUT  Y011
5  LD   X000
6  ANI  X001
7  SET  S21 *1
    
```

The above program can be expressed in the list format (list program) shown on the left. The segment from the STL instruction to the RET instruction is handled as a step ladder program.

*1. SET and RST instructions for a state relay are two-step instructions.

- When every state relay used in an SFC program is defined, programming is complete.
- Program a step ladder program starting from the initial state relay in the order of state relay ON status transfer.


Make sure to put the RET instruction at the end of a step ladder program.

Program with jump/repeated flows


1. Program for the transfer source

Use OUT instruction in the jump/repeated part.

<SFC program>



<Step ladder>



<List program>

```


STL  S40
LD   X001
OUT  Y001
LD   X002
SET  S41
LD   X003
OUT  S52
    
```

Use OUT instruction in the jump/repeated part.


2. Program for the transfer destination

There is no change in programming especially for the transfer destination.

<Step ladder>



<SFC program>



<List program>

```
STL S52
LD X004
OUT Y002
LD X005
SET S53
```

34.2.5 Preliminary knowledge for creating step ladder programs

Refer to the preliminary knowledge for creating SFC programs also.

→ For the preliminary knowledge for creating SFC programs, refer to Subsection 34.1.7.

List of sequence instructions available between STL instruction and RET instruction

		Instruction		
State relay		LD/LDI/LDP/LDF, AND/ANI/ANDP/ANDF, OR/ORI/ORP/ORF, INV,MEP/MEF, OUT,SET/RST, PLS/PLF	ANB/ORB/MPS/MRD/ MPP	MC/MCR
Initial/general state relay		Available	Available*1	Not available
Branch/ recombination state relay	Drive processing	Available	Available*1	Not available
	Transfer processing	Available	Not available	Not available

- STL instruction cannot be used in interrupt programs and subroutine programs.
- When using SFC programs (STL instruction), do not drive state relays S using SET or OUT instructions in an interrupt program.
- It is not prohibited to use jump instructions in state relays. But it is not recommended to use jump instructions because complicated movements will be resulted.

*1. MPS instruction cannot be used immediately after an STL instruction, even in a drive processing circuit.

Special auxiliary relays

For efficiently creating step ladder programs, it is necessary to use some special auxiliary relays. The table below shows major ones.

The special auxiliary relays shown below are the same as those available in SFC programs.

Device number	Name	Function and application
M8000	RUN monitor	This relay is normally ON while the PLC is in the RUN mode. Use this relay as the program input condition requiring the normally driven status or for indicating the PLC operation status.
M8002	Initial pulse	This relay turns ON and remains ON only instantaneously when the PLC mode is changed from STOP to RUN. Use this relay for the initial setting of a program or for setting the

		initial state relay.
M8040	STL transfer disable	When this relay is set to ON, transfer of the ON status is disabled among all state relays. Because programs in state relays are operating even in the transfer disabled status, output coils do not turn OFF automatically.
M8046*1	STL state ON	This relay automatically turns ON when any of the state relays S0 to S899 or S1000 to S4095 turn ON. Use this relay to prevent simultaneous startup of another flow or as a process ON/OFF flag.
M8047*1	Enable STL monitoring	When this relay is driven, the device number of a state relay in the ON status having the smallest device number among S0 to S899 and S1000 to S4095 is stored to D8040, and the state relay number in the ON status having the next smallest device number is stored to D8041. In this way, up to eight state relays in the ON status are stored up to D8047. <ul style="list-style-type: none"> In the HC-PCS/WIN(-E), HC-20P(-E) and HC-10P(-E), when this relay is driven, the state relays in the ON status are automatically read and displayed. For details, refer to the manual of each peripheral equipment. <ul style="list-style-type: none"> In the SFC monitor in GX Developer, the automatic scroll monitoring function is valid even if this relay is not driven


*1. Processed when END instruction is executed.

Block

A step ladder program is created as ladder circuits in the same way as relay ladder. Accordingly, different from SFC programs, it is not necessary to divide blocks for relay ladder parts and SFC parts. When there are ladder blocks and SFC blocks, put RET instruction at the end of each step ladder program.


A PLC starts the step ladder processing by STL instruction, and returns to the relay ladder processing from the step ladder processing by RET instruction.

However, when consecutively programming a step ladder in a different flow (when there is no relay ladder before the step ladder in the different flow), RET instruction between flows can be omitted, and RET instruction can be programmed only at the end of the last flow.



Output driving method


It is required to include a LD or LDI instruction before the last OUT instruction in a state relay. Change such a circuit as shown below.



State relay transfer method

Each OUT and SET instructions in state relays automatically resets the transfer source, and has the selfholding function.

OUT instructions can be used only for transfer to a separate state relay in an SFC program.




Replacing “ ” and “ ”

Replace the symbol “ ” used in SFC programsto express repeat, jump or transfer to a state relay in another separate flow with the OUT instruction.

Replace the symbol “ ” (used to express reset of a state relay) with the RST instruction.

<SFC program>

<Step ladder>



34.2.6 Program with state relays in branches and recombination


1. Example of selective branch

Do not use MPS, MRD, MPP, ANB and ORB instructions in a transfer processing program with branches and recombination.

Even in a load driving circuit, MPS instructions cannot be used immediately after STL instructions. In the same way as programs for general state relays, program the drive processing first, and then program the transfer processing.


Continuously program all transfer processing.

<SFC program>



<Step ladder>

<List program>




2. Example of selective recombination

Do not use MPS, MRD, MPP, ANB and ORB instructions in a transfer processing program with branches and recombination.


Even in a load driving circuit, MPS instructions cannot be used immediately after STL instructions. Pay attention to the programming order so that a branch line does not cross a recombination line.

<SFC program>



<Step ladder>

<List program>



```

    STL S29
    OUT Y010
    STL S39
    OUT Y011
    STL S49
    OUT Y012
    STL S29
    LD X010
    SET S50
    STL S39
    LD X011
    SET S50
    STL S49
    LD X012
    SET S50
  
```

Before recombination, first program the drive processing of state relays.
 After that, program only the transfer processing to recombination state relays.
 This rule should be observed to enable inverse conversion into an SFC program.

3. Example of parallel branch

Do not use MPS, MRD, MPP, ANB and ORB instructions in a program with branches and recombination.



Even in a load driving circuit, MPS instructions cannot be used immediately after STL instructions. In the same way as programs for general state relays, program the drive processing first, and then program the transfer processing.

Continuously program all transfer processing

<SFC program>

<Step ladder>

<List program>



```


    STL S20
    OUT Y000
    LD X000
    SET S21
    SET S31
    SET S41
  
```

4. Example of parallel recombination


Do not use MPS, MRD, MPP, ANB and ORB instructions in a program with branches and recombination.

Even in a load driving circuit, MPS instructions cannot be used immediately after STL instructions. Pay attention to the programming order so that a branch line does not cross a recombination line.

<SFC program>



<Step ladder>



<List program>

```

STL S29
OUT Y010
STL S39
OUT Y011
STL S49
OUT Y012
STL S29
STL S39
STL S49
LD X010
AND X011
AND X012
SET S50
    
```

Before recombination, first program the drive processing of state relays. After that, program only the transfer processing to recombination state relays.

5. Composition of branches and recombination

When a recombination line is directly connected to a branch line (not by way of a state relay as shown below), it is recommended to provide a dummy state relay between the lines.



Create step ladder programs as shown below.

1) Selective recombination and selective branch

<SFC program>

<Step ladder>

<List program>





```

STL S20
LD X000
SET S100
STL S30
LD X001
SET S100
STL S100
LD X003
SET S50
LD X004
SET S60
    
```

2) Parallel recombination and parallel branch

<SFC program>





<List program>

```

STL S20
STL S30
LD X000
SET S101
STL S101
LD S101
SET S50
SET S60
    
```

3) Selective recombination and parallel branch

<SFC program>



<List program>

```


STL S20
LD X000
SET S102
STL S30
LD X001
SET S102
STL S102
LD S102
SET S40
SET S50
    
```

4) Parallel recombination and selective branch

<SFC program>

<Step ladder>

<List program>




34.2.7 Program examples

Examples of single flows

1. Example of flicker circuit

- When the PLC mode is changed from STOP to RUN, the state relay S3 is driven by the initial pulse (M8002).
- The state relay S3 outputs Y000. 1 second later, the ON status transfers to the state relay S20.
- The state relay S20 outputs Y001. 1.5 seconds later, the ON status returns to the state relay S3



2. Example of fountain control

1) Cyclic operation (X001 =OFF, X002 =OFF)

When the start button X000 is pressed, the outputs turn ON in the order “Y000 (wait indication) → Y001 (center lamp) → Y002 (center fountain) → Y003 (loop line lamp) → Y007 (loop line fountain) → Y000 (wait indication)”, and then the outputs return to the wait status.

Each output is switched in turn every 2 seconds by a timer.

2) Continuous operation (X001 =ON)


Y001 to Y007 turn ON in turn repeatedly.

3) Stepping operation (X002 =ON)

Every time the start button is pressed, each output turns ON in turn.

<Step ladder>

<List program>



Examples of flows with selective branches and recombination


1. Example of selecting and carrying large and small balls

The figure below shows a mechanism which selects and carries large and small balls using conveyors.

The upper left position is regarded as the origin, and the mechanism performs in the order “moving down → suction → moving up → moving rightward → moving down → release → moving up → moving leftward.”



When the arm moves down and the electromagnet pushes a large ball, the lower limit switch LS2 turns OFF.

When the electromagnet pushes a small ball, LS2 turns ON.




The figure below shows a step ladder program for selecting the ball size and judging balls as accepted or rejected.

<Step ladder>



- The ON status is transferred to the recombination state relay S30 when X004 turns ON in the case of small ball, or when X005 turns ON in the case of large ball.
- When the special auxiliary relay M8040 is driven, all transfers to any state relay are disabled. In each of the state relays S24, S27 and S33, an interlock contact is connected in series respectively to the rightward movement output Y003 and leftward movement output Y004.



<List program>

0 LD M8002	34 SET Y001	65 SET S30
1 SET S0	35 OUT T1 K10	67 STL S30
3 LD X001	38 LD T1	68 OUT Y000
4 AND X003	39 SET S26	69 LD X002
5 ANI Y001	41 STL S233	70 SET S31
6 OUT Y007	42 OUT Y002	72 STL S31
7 STL S0	43 LD T3	73 RST Y001
8 LD X026	44 SET S24	74 OUT T2 K10
9 AND Y007	46 STL S26	77 LD T2
10 SET S21	47 OUT Y002	78 SET S32
12 STL S21	48 LD X003	80 STL S32
13 OUT Y000	49 SET S27	81 OUT Y002
14 OUT T0 K20	51 STL S24	82 LD X003
17 LD T0	52 LDI X004	83 SET S33
18 AND X002	53 ANI Y004	85 STL S33
19 SET S22	54 OUT Y003	86 LDI X001
21 LD T0	55 STL S27	87 ANI Y003
22 ANI X002	56 LDI X005	88 OUT Y004
23 SET S25	57 ANI Y004	89 LD X001
25 STL S22	58 OUT Y003	90 OUT S0
26 SET Y001	59 STL S24	92 RET
27 OUT T1 K10	60 LD X004	93 END
30 LD T1	61 SET S30	
31 SET S23	63 STL S27	
33 STL S25	64 LD X005	

Example of flows with parallel branches and recombination


When the parts A, B and C are processed in parallel and then assembled, flows having parallel

branches and recombination are used.

1. Example of pushbutton type crosswalk

A pushbutton type crosswalk shown in the figure below can be expressed in flows having parallel branches and recombination.




Y003: Green Y002: Yellow Y001: Red



The SFC program for a pushbutton type crosswalk is as shown below. In this example, a partial flow (jump to a state relay located in an upper position) is repeated for blinking the green lamp on the crosswalk.

- When the PLC mode is changed from STOP to RUN, the initial state relay S0 turns ON. Normally, the green lamp is ON for the road and the red lamp is ON for the sidewalk.
- When the crossing button X000 or X001 is pressed, the state relay S21 specifies “road: green” and the state relay S30 specifies “sidewalk: red”. The signal lamp status is not changed.
- Thirty seconds later, the yellow lamp turns ON for the road. Ten seconds later after that, the red lamp turns ON for the road.
- When the timer T2 (5 seconds) reaches timeout after that, the green lamp turns ON for the sidewalk.
- Fifteen seconds later, the green lamp starts to blink for the sidewalk. (S32 turns OFF the green lamp, and S33 turns ON the green lamp.)
- While the green lamp is blinking, S32 and S33 turn ON and OFF repeatedly. When the counter C0 (set value: 5) turns ON, S34 turns ON. Five seconds after the red lamp turns ON for the sidewalk, the signal lamps return to the initial state.
- Even if the crossing button X000 or X001 is pressed in the middle of operation, the pressing is ignored.

<Step ladder>



<List program>

0 LD M8002	26 OUT Y002	58 OUT T5 K5
1 SET S0	27 OUT T1 K100	61 LD C0
3 STL S0	30 LD T1	62 AND T5
4 OUT Y003	31 SET S23	63 SET S34
5 OUT Y005	33 STL S31	65 LDI C0
6 LD X000	34 OUT Y006	66 AND T5
7 OR X001	35 OUT T3 K150	67 OUT S32
8 SET S21	38 LD T3	69 STL S34
10 SET S30	39 SET S32	70 OUT Y005
12 STL S21	41 STL S23	71 RST C0
13 OUT Y003	42 OUT Y001	73 OUT T6 K50
14 OUT T0 K300	43 OUT T2 K50	76 STL S23
17 LD T0	46 STL S32	77 STL S34
18 SET S22	47 OUT T4 K5	78 LD T6
20 STL S30	50 LD T4	79 OUT S0
21 OUT Y005	51 SET S33	81 RET
22 LD T2	53 STL S33	82 END
23 SET S31	54 OUT Y006	
25 STL S22	55 OUT C0 K5	

This counter counts how many times the state relay S33 turns ON. When S33 turns ON five times, the contact C0 turns ON.

35. Interrupt Function and Pulse Catch Function

This chapter explains the built-in interrupt function and pulse catch function in HC PLCs.

35.1 Outline

This section explains the function to immediately execute an interrupt program (interrupt routine) without affecting the operation cycle of the sequence program (main) while using a interrupt function as a trigger. The delay by operation cycle and machine operation affected by uneven time intervals in normal sequence program process can be improved.

1. Input interrupt function (interrupt of external signal input (X))

By the input signal from an input (X000 to X005), the main sequence program is paused, and an interrupt routine program is executed with priority.

The input interrupt execution timing can be specified on the rising edge or falling edge of the signal by the pointer number.

→ **For details, refer to Section 35.3.**

2. Input interrupt delay function (interrupt of external signal input (X))

By the input signal from an input (X000 to X005), the main sequence program is paused, and an interrupt routine program is executed with priority after the delay time (set in units of 1 ms).

The input interrupt execution timing can be specified on the rising edge or falling edge of the signal by the pointer number.

→ **For details, refer to Section 35.4.**

3. Timer interrupt function (timer interrupt activated in a constant cycle)

The main sequence program is paused in a constant cycle of 10 to 99 ms, and an interrupt routine program is executed with priority.

→ **For details, refer to Section 35.5.**

4. High speed counter interrupt function (interrupt function given at counting up)

When the current value of a high speed counter reaches a specified value, the main sequence program is paused and an interrupt routine program is executed with priority.

→ **For details, refer to Section 35.6.**

5. Pulse catch function

When the input signal from an input (X000 to X007) turns ON from OFF, a special auxiliary relay M8170 to M8177 is set in the interrupt processing. By a relay M8170 to M8177 in a normal sequence program, a signal that remains ON longer than the receivable range with regular input processing can be easily received.

When processing such a signal that turns ON and OFF several times in one operation cycle, however, use the input interrupt function.

→ **For details, refer to Section 35.7.**

6. Pulse width/Pulse period measurement function

When the input signal from an input (X000, X001, X003 or X004) turns ON from OFF, the value of the 1/6 μ s ring counter at the input signal rising edge is stored in special data registers.

When the input signal turns OFF from ON, the value of the 1/6 μ s ring counter at the input signal falling edge is stored in special data registers. At the same time, the difference in the counter value between the rising edge and the falling edge is divided by "60", and the pulse width in units of 10 μ s is stored in special data registers.

In the pulse period measurement mode, when the input signal turns ON from OFF, the difference between the previous rising of the input signal and the current rising of the input signal is divided by "60", and then the pulse period in units of 10 μ s is stored in special data registers.

→ For details, refer to Section 35.8.

35.2 Common Items

35.2.1 How to disable interrupt function and pulse catch function

This section describes how to disable the interrupt function and pulse catch function.


1. Limiting the program interrupt range [interrupt function and pulse catch function]

1) Programming method

Program the FNC 05 (DI) instruction to set the interrupt disabled zone.

Even if an interrupt is generated between the DI instruction and EI instruction (interrupt disabled zone), the interrupt is executed after the EI instruction.

2) Program example



3) Cautions

a) The interrupt inputs with special auxiliary relay for interrupt disable (M8050 to M8059) turned ON are excluded.

These special auxiliary relays are not valid for the pulse catch function.

b) When the disabled zone is long, interrupts are accepted, but the interrupt processing is started after considerable time.

When the interrupt disabling setting is not required, program only EI instruction. It is not always necessary to program DI instruction.

2. Disabling interrupt pointers (for each interrupt routine) [interrupt function]

1) Programming method

The special auxiliary relays M8050 to M8059 for disabling interrupt are provided.


While an interrupt disable flag (M8050 to M8059) is ON, a corresponding interrupt program is not executed even if the interrupt disable flag is set to OFF after a corresponding interrupt is generated.

Input interrupt	The input interrupts X000 to X005 correspond to M8050 to M8055 ^{*1} respectively. When a relay M8050 to M8055 turns ON, a corresponding input interrupt is disabled.
Timer interrupt	The timer interrupts I6□□ to I8□□ correspond to M8056 to M8058 ^{*1} respectively. When a relay M8056 to M8058 turns ON, a corresponding timer interrupt is disabled.
High speed counter interrupt	When M8059 ^{*1} turns ON, all of the high speed counter interrupts I010 to I060 are disabled.

*1. Cleared when the PLC mode is changed from RUN to STOP.

2) Program example

In the program example shown below, when M8053 is set to ON by M20, the interrupt input I301 triggered by X003 is disabled



35.2.2 Related items

1. Using the I/O refresh function (REF instruction)

When controlling an input relay or output relay in an interrupt program, the I/O refresh instruction REF (FNC 50) can be used to acquire the latest input information and immediately output the operation result. As a result, high speed control is achieved without being affected by the operation cycle of the PLC.

2. Interrupt operation while FROM/TO instruction is executed

The interrupt operation is executed as follows depending on the ON/OFF status of the special auxiliary relay M8028.

1) While M8028 is OFF

While FROM/TO instructions are being executed, interrupts are automatically disabled. Input interrupts and timer interrupts are not executed.

Interrupts generated during this period are immediately executed when the execution of FROM/TO instructions are completed.

FROM/TO instruction can be used in an interrupt program when M8028 is OFF.

2) While M8028 is ON

When an interrupt is generated while a FROM/TO instruction is being executed, execution of the FROM/ TO instruction is paused and the interrupt is immediately executed.

FROM/TO instructions cannot be used in an interrupt routine program when M8028 is ON.

35.2.3 Cautions on use (common)

This section explains common cautions on using the interrupt function or pulse catch function. Specific cautions on each interrupt function are explained in the description of each interrupt function.

1. Processing when many interrupts are generated

When many interrupts are generated in turn, priority is given to the first one. When many interrupts are generated at the same time, priority is given to the one having the smallest pointer number.

While an interrupt routine is being executed, other interrupts are disabled.

2. When double interrupt (interrupt during another interrupt) is required [interrupt function]

Usually, interrupts are disabled in an interrupt routine (program).

When the EI (FNC04) and DI (FNC05) instructions are programmed in an interrupt routine in HCA8/HCA8C PLCs, up to two interrupts can be accepted.

3. Operation when a timer is used [interrupt function]

Make sure that counting using a general timer is disabled, even a 1ms retentive type timer.

In an interrupt routine, use timers for routine program T192 to T199.

4. Non-overlap of input [input interrupt (with/without delay function) and pulse catch function]

The inputs X000 to X007 can be used for high speed counters, input interrupts, pulse catch, SPD, ZRN, DSZR and DVIT instructions and for general-purpose inputs.

Make sure inputs do not overlap with each other.

When using SFC program (STL instruction), do not drive state relays S in SET or OUT instruction in an interrupt program.

5. When using SFC program (STL instruction)

When using SFC programs (STL instruction), do not drive state relays S using SET or OUT instructions in an interrupt program.

6. Operation of devices latched in the ON status [interrupt function]

Devices which were set to ON in an interrupt routine are held in the ON status even after the

interrupt routine is finished.


When RST instruction for a timer or counter is executed, the reset status of the timer or counter is also held.

To turn OFF a device held in the ON status or for canceling such a timer or counter held in the reset status, reset such a device or deactivate RST instruction respectively inside or outside the routine.


Example in which outputs are latched

In the program example shown below, the counter C0 is provided to count X001. When X001 turns ON from OFF, the interrupt program I001 is executed only in one scan, and then the counter C0 is reset and Y007 is output.

1) Program example




2) Timing chart




Example in which latched outputs are reset (countermeasures)

1) Program example



2) Timing chart



35.3 Input Interrupt (Interrupt Triggered by External Signal)

[Without Delay Function]

35.3.1 Input interrupt (interrupt triggered by external signal) [without delay function]


1. Outline

An interrupt routine is executed by the input signal from an input X000 to X005.


2. Application

Because the external input signal can be processed without being affected by the operation cycle of the PLC, this interrupt is suitable to high speed control and receiving of short pulses.

3. Basic program (programming procedure)



4. Number and operation of (six) interrupt pointers



Input number	Pointer number		Interrupt disable command
	Interrupt at rising edge	Interrupt at falling edge	
X000	I001	I000	M8050 ^{*1}
X001	I101	I100	M8051 ^{*1}
X002	I201	I200	M8052 ^{*1}
X003	I301	I300	M8053 ^{*1}
X004	I401	I400	M8054 ^{*1}
X005	I501	I500	M8055 ^{*1}

*1. Cleared when the PLC mode is changed from RUN to STOP

5. How to disable each interrupt input

When either one among M8050 to M8055 is set to ON in a program, interrupts from the corresponding input number are disabled.

(Refer to the above table for the correspondence.)

6. Cautions

1) Do not use an input two or more times

Make sure that an input relay number used as an interrupt pointer is not used in high speed counters, pulse catch functions and applied instructions such as FNC 56 (speed detection) which use the same input range.

2) Automatic adjustment of the input filter

When an input interrupt pointer I...0... is specified, the input filter of the input relay is automatically changed to the input filter for high speed receiving.

Accordingly, it is not necessary to change the filter value using REFF (FNC 51) instruction or special data register D8020 (input filter adjustment).

The input filter of an input relay not being used as an input interrupt pointer operates at 10 ms (initial value).

3) Pulse width of input interrupt

For executing input interrupt by an external signal, it is necessary to input the ON or OFF signal having the duration shown in the table below or more.

PLC	Input number	Input filter value when "0" is set
HCA8, HCA8C	X000 to X005	5 μ s ^{*1}

*1. When using the input filter at the filter value of 5 μ s or when receiving a pulse whose response frequency is 50 k to 100 kHz using a high speed counter, perform the following:

-Make sure that the wiring length is 5 m or less.

-Connect a bleeder resistor of 1.5 k Ω (1 W or more) to an input terminal, and make sure that the load current of the open collector transistor output in the counterpart equipment is 20 mA or more including the input current in the main unit.


4) Using a pointer number two or more times

It is not possible to program an interrupt at the rising edge and an interrupt at the falling edge for an input such as I001 or I000

7. Program examples

1) When using both an external input interrupt at the rising edge and the output refresh (REF instruction)

In the program example shown below, the output Y000 immediately turns ON when the rising edge of the external input X000 is detected.




*1. Make sure to specify a multiple of "8" for the number of inputs/outputs to be refreshed by REF (FNC 50) instruction.

If any value other than a multiple of "8" is specified, an operation error occurs and REF (FNC 50) instruction is not executed.

2) When using both an input interrupt and the input refresh (REF instruction)

In the program example shown below, an interrupt is processed using the latest input information.




*1. Make sure to specify a multiple of "8" as the number of inputs/outputs to be refreshed by REF (FNC 50) instruction.

If any value other than a multiple of "8" is specified, an operation error occurs and REF (FNC 50)


instruction is not executed.

3) When counting the number of times of input generation (in the same way as 1-phase high speed counter) In the program example shown below, external inputs are counted



4) When catching a short pulse




In the program example shown below, the ON status is held for a certain period of time after a short pulse turns ON.



35.3.2 Examples of practical programs (programs to measure short pulse width)

By using a 1 ms retentive type timer or the special data register D8099 (high speed ring counter), the short pulse width can be measured in 1 ms or 0.1 ms units.

1. Example of program to measure the short pulse width using a retentive type 1ms timer



Interrupts are enabled by the EI instruction. The main program is described.


The main program is finished by the FEND instruction.

When X000 turns ON, the 1 ms timer T246 is started up by the interrupt I001.


When X001 turns OFF, the current value of T246 is transferred to the data register D0 for storing the measured value by the interrupt I100, and M0 for the complete signal is set to ON.

"T246" is set to OFF, and the timer is stopped.

-Timing chart



2. Example of program to measure the short pulse width using a high speed ring counter (only in HCA8/HCA8CPLCs)



35.4 Input interrupt (Interrupt by External Signal) [With Delay Function]


1. Outline

An input interrupt has the function to delay execution of an interrupt routine in units of 1 ms.

The delay time can be specified using the pattern program shown below.


By using the delay function, the mounting position of a sensor used for input interrupts can be adjusted electrically without changing the actual position.

2. Programming procedure



- Delay time specification program
Make sure to describe the delay time specification program shown on the left at the head of an interrupt routine program. Because this program is a pattern program, change only the delay time ([1]). Only a constant (K) or data register (D) is available for specifying the time here*.
- End of interrupt program.

3. Timing chart



35.5 Timer Interrupt (Interrupt in Constant Cycle)

35.5.1 Timer interrupt (interrupt in constant cycle)


1. Outline

An interrupt routine is executed at every 10 to 99 ms without being affected by the operation cycle of a PLC.

2. Application

This type of interrupt is suitable when a certain program should be executed at high speed while the main program operation time is long or when a program should be executed at a constant time interval in sequence operations.

3. Basic program (programming procedure)



Main program


Timer interrupts are enabled after EI instruction. It is not necessary to program DI (disable interrupt) if there is no zone where input interrupts should be disabled.

FEND instruction indicates the end of the main program. Make sure to describe an interrupt routine after FEND instruction.

Interrupt subroutine

The interrupt routine is executed at every 20 ms. Create a program to be executed as interrupt. IRET instruction returns the program execution to the main program.

4. Number and operation of (three) timer interrupt pointers



An interrupt routine program is executed at every specified interrupt cycle time (10 to 99 ms). Use the type of interrupt in control requiring cyclic interrupt processing regardless of the operating cycle of a PLC.

Input number	Interrupt cycle (ms)	Interrupt disable Flag
I6□□	An integer in the range from 10 to 99 is put in "□□" in the pointer name. Example: "I610" indicates a timer interrupt at every 10 ms.	M8056 ^{*1}
I7□□		M8057 ^{*1}
I8□□		M8058 ^{*1}

*1. Cleared when the PLC mode is changed from RUN to STOP.

Caution

If the timer interrupt time is set to 9ms or less, the timer interrupt processing may not be executed in an accurate cycle in the following cases. Therefore, using a time that is over 10 ms is recommended.

- When the interrupt program processing time is long
- When the main program contains an applied instruction which processing time is long

5. Cautions

- Each pointer number (I6, I7 or I8) can be used only once.
- When M8056 to M8058 is set to ON in a program, a corresponding timer interrupt is disabled.


6. Program example

→ For program examples in which RAMP (FNC 67) or HKY (FNC 71) instructions are

combined, refer to Subsection 35.5.2.

In the program example shown below, data is added and the addition result is compared with the set value every 10 ms

1) Program example



Interrupts are enabled by EI instruction. The main program is described.

When M3 is set to ON, FNC 24 (INC) instruction becomes valid.

The main program is finished by FEND instruction.

"1" is added to the current value of D0 at every 10 ms.

When the current value of D0 reaches "1000", M3 is reset.

The current value of D0 is ramp data which changes from "0" to "1000" in 10 seconds.

In the program example using FNC 67 (RAMP) instruction shown later, the ramp data is made using a dedicated applied instruction.

35.5.2 Examples of practical program (timer interrupt programs using applied instruction)


RAMP (FNC 67), HKY (FNC 71), SEGL (FNC 74), ARWS (FNC 75) and PR (FNC 77) instructions execute a series of operations in synchronization with the scan time.

Because the total time may be too long or time fluctuation may cause a problem in these instructions, it is recommended to execute these instructions at a constant time interval using the timer interrupt function.

When not using the timer interrupt function, use the constant scan mode

1. Timer interrupt processing of HKY (FNC 71) instruction

→ For HKY (FNC 71) instruction, refer to Section 15.2.



2. Timer interrupt processing of RAMP (FNC 67) instruction


The ramp signal output circuit shown below is programmed using the timer interrupt function executed every 10 ms.

→ For the use method of the instruction execution complete flag M8029, refer to Subsection 6.5.2.


→ For RAMP (FNC 67) instruction, refer to Section 14.8.

1) Ramp output pattern

D4 is occupied as a register for counting the number of times of execution.



2) Program



Interrupts are enabled by EI instruction. The main program is described.

With M8026 turned ON, when the value of (D3) reaches the final value (D2), the final value is latched.

As soon as the start command is given, the initial value (D1) and target value (D2) are transferred.

The main program is finished by FEND instruction.

While the instruction is executed 1000 times (in 10 seconds), the contents of D3 are changed from the value of D1 to the value of D2.

When the instruction execution complete flag M8029 turns ON, RAMP instruction drive input is set to OFF. If FNC 67 (RAMP) instruction is continuously executed while M8026 is OFF, the value of D3 returns to the initial value (D1) immediately after it reaches the final value (D2), and then the same operation is repeated. This program is not necessary when M8026 is ON.

35.6 Counter Interrupt - Interrupt Triggered by Counting Up of High Speed Counter


1. Outline

This type of interrupt utilizes the current value of a high speed counter.

2. Application

This type of interrupt is used together with the comparison set instruction DHSCS (FNC 53). When the current value of a high speed counter reaches the specified value, an interrupt routine is executed.

3. Basic program (programming procedure)



Main program


Interrupts are enabled after EI (FNC 04) instruction.
The main program is described.

The coil of a high speed counter is driven, and an interrupt pointer is specified in DHSCS (FNC 53) instruction.

When the current value of C255 changes from "999" to "1000", the interrupt routine is executed. For an interrupt routine use example, refer to the input interrupt function described in the preceding section.

*1. When the comparison value specified by a data register, etc. is changed, the current value is actually changed to the specified value when END instruction is executed.

4. Number and operation of (six) counter interrupt pointers



Pointer No.	Interrupt disable flag
I010,I020,I030,I040,I050,I060	M8059*1

*1. Cleared when the PLC mode is changed from RUN to STOP.

5. When setting an interrupt output (Y or M) to ON or OFF using a high speed counter

When only controlling the ON/OFF status of an output relay (Y) or auxiliary relay (M) according to the current value of a high speed counter, a required program can be easily created using DHSCS (FNC 53), DHSCR (FNC 54) or DHSZ (FNC 55) instruction.

6. Cautions

1) Pointer number

Pointer numbers cannot overlap with each other.

2) Disabling interrupts

When the special auxiliary relay M8059 is set to ON in a program, all counter interrupts are disabled.

35.7 Pulse Catch Function [M8170 to M8177]

When the input relay X000 to X007 turns ON from OFF after the FNC 04 (EI) instruction is executed, the special auxiliary relay M8170 to M8177 is set for interrupt processing.


1. Assignment of input numbers and special auxiliary relays

Pulse catch input	Pulse catch relay
X000	M8170* ¹
X001	M8171* ¹
X002	M8172* ¹
X003	M8173* ¹
X004	M8174* ¹
X005	M8175* ¹
X006	M8176* ¹ * ²
X007	M8177* ¹ * ²

*1. Cleared when the PLC mode is changed from STOP to RUN.

*2. This function is supported only in HCA8/HCA8CPLCs.

2. Program example



HCA8/HCA8CPLC

[X000 to X005]: 5 μs or more*¹

[X006 and X007]: 50 μs or more

*1. When using the pulse catch function at 5 μs or when receiving a pulse whose response frequency is 50 k to 100 kHz using a high speed counter, perform the following:

-Make sure that the wiring length is 5 m or less.

-Connect a bleeder resistor of 1.5 kΩ(1 W or more) to the input terminal, and make sure that the

load current of the open collector transistor output in the counterpart equipment is 20 mA or more including the input current in the main unit.

3. Cautions on use

1) When receiving an input again, it is necessary to reset the device which was once set using a program.

Accordingly, until a device is reset, a new input cannot be received.

2) When it is necessary to receive continuous short pulses (input signals), use the external input interrupt function or high speed counter function.

3) A filter adjustment program is not required.

4) The pulse catch function is executed regardless of the operations of the special auxiliary relays M8050 to M8055 for respectively disabling interrupts.

35.8 Pulse width/Pulse period measurement function [M8075 to M8079, D8074 to D8097]

The pulse width/pulse period measurement function stores the values of 1/6 μ s ring counters at the input signal rising edge and falling edge to special data registers. This function also divides by "60" the difference in the counter value (pulse width) between the rising edge and the falling edge or the difference in the counter value (pulse period) between the previous rising edge and the current rising edge, and stores the obtained pulse width or pulse period in units of 10 μ s to special data registers.

The pulse width/pulse period measurement function becomes valid when a program is described using M8075 as a contact. Specify the pulse width measurement flag in the subsequent OUT instruction, and set an input terminal to be used.

When the pulse width/pulse period measurement function is valid, it always operates while the PLC mode is RUN.

Assignment of special auxiliary relays and special data registers

Pulse input	Pulse width/ Pulse period measurement flag	Pulse period measurement mode*1	Ring counter value for rising edge*1 [Unit: 1/6 μ s]	Ring counter value for falling edge*1 [Unit: 1/6 μ s]	Pulse width /Pulse period*1*2 [Unit: 10 μ s]
X000	M8076	M8080	D8075,D8074	D8077,D8076	D8079,D8078
X001	M8077	M8081	D8081,D8080	D8083,D8082	D8085,D8084
X003	M8078	M8082	D8087,D8086	D8089,D8088	D8091,D8090
X004	M8079	M8083	D8093,D8092	D8095,D8094	D8097,D8096

*1. Cleared when the PLC mode switches from STOP to RUN.



*2. The measurable pulse width is 10 μ s minimum and 100 s maximum.

The measurable pulse period is 20 μ s minimum.

1. Program example

1) Pulse width measurement

The pulse width of the input signal from X000 is measured.



Interrupts are enabled after EI (FNC 04) instruction.
The main program is described.


X000 is used for the pulse width/pulse period measurement function.


When the interrupt routine is executed at the falling edge of the input signal from X000, the pulse width of input signal from X000 stored in D8078 and D8079 is transferred to D1 and D0.

Interrupt return

2) Pulse period measurement

The pulse period of the input signal from X000 is measured.






- Timing chart

The pulse period is not measured when the input signal rises for the first time after the PLC mode is changed from STOP to RUN, or when the input signal rises for the first time after the pulse period measurement mode (M8080) is set to ON from OFF. (Accordingly, D8078 and D8079 are not updated.)

The pulse period is measured when the input signal rises at the next time. (As a result, D8078 and D8079 are updated.)



Make the pulse width/pulse period measurement setting flag (M8080) remain OFF for 1 operation cycle or more when discontinuing the pulse input.


If M8080 does not remain OFF for 1 operation cycle or more, the "a" period shown below is stored as the pulse period.



3) Signal delay time measurement

The delay time from the rising edge of the input signal from X000 to the rising edge of the input signal from X001 is measured.





*1. The ring counter offers 32-bit data including the most significant bit.

The DSUB (FNC21) instruction does not give a correct value because it handles the most significant bit as the sign bit. To obtain a correct value, add the processing inside the dotted frame.

2. Cautions on use

- The pulse width/pulse period measurement function and input interrupts can be used at the same time in a same input terminal.
- When a same input terminal is used by the pulse width/pulse period measurement function and the SPD (FNC56), DSZR (FNC150) or ZRN (FNC156) instruction, an operation error occurs when the instruction is executed.
- The input terminal used for the pulse width/pulse period measurement function cannot be used for the pulse catch function.
- When a same input terminal is used by the pulse width/pulse period measurement function and a high speed counter, a grammatical error occurs.
- Make sure that the total frequency of four input channels is 50 kHz or less when using the pulse width/pulse period measurement function.
- When the pulse width/pulse period measurement function and a high speed counter are used together, the overall frequency of the high speed counter is affected.

→ **For details on high speed counters, refer to Subsection 4.8.7.**


36. Error Check Method and Error Code List

When an error occurs while the program is being executed, troubleshoot the cause of the error in accordance with this chapter.


For error details, refer to the Data Communication Edition and the Hardware Edition of the PLC main unit.

36.1 States and Colors of LEDs PLC Operation Status


When an error has occurred, the PLC state can be checked using the LED status lights on the PLC. HCA8PLC



HCA8C (D, DSS) PLC



HCA8C-16X16YT PLC



36.1.1 POWER (POW) LED [lit, flickering or unlit] [HCA8/HCA8C]

LED status	PLC status	Action
Lit	The voltage is correctly supplied to the power terminal.	The power supply is normal.
Flickering	One of the following has occurred: <ul style="list-style-type: none"> The voltage or current is incorrectly supplied to the power terminal. The wiring is incorrect. There is fault inside the PLC. 	<ul style="list-style-type: none"> Check the power supply voltage. Disconnect cables except the power cable, turn the PLC power ON again, and check whether the status is changed. If the status is not improved, consult a Mitsubishi Electric Distributor.
Unlit	One of the following has occurred: <ul style="list-style-type: none"> The power is OFF. The voltage is incorrectly supplied to the power terminal. There is a break in the power cable. 	When the power is not OFF, check the power supply and power line route. When the power is correctly supplied, consult a Mitsubishi Electric Distributor.

36.1.2 RUN LED [lit or unlit] [HCA8/HCA8C]

LED status	PLC status	Action
Lit	Sequence program is executing.	The PLC operation status is indicated.
Unlit	Sequence program is stopped.	This LED is not lit depending on the ERROR (ERR) LED status.

36.1.3 BATT (BAT) LED [lit or unlit] [HCA8/HCA8C]

LED status	PLC status	Action
Lit	The battery voltage is low.	Replace the battery as soon as possible. (Refer to FX3U/FX3UC Hardware edition.)
Unlit	The battery voltage exceeds the value set in D8006.	The battery is normal.

36.1.4 ERROR (ERR) LED [lit, flickering or unlit] [HCA8/HCA8C]

LED status	PLC status	Action
Lit	A watchdog timer error has occurred, or the hardware of the PLC may be damaged.	<p>1) Change the PLC mode to STOP, and turn ON the PLC power again. When the ERROR (ERR) LED is off, a watchdog timer error occurred. Take one of the following actions:</p> <ul style="list-style-type: none"> - Review the program, and make sure that the maximum value (D8012) of the scan time is not larger than the set value (D8000) of the watchdog timer. - Make sure that an input used for input interrupt or pulse catch does not abnormally turn ON and OFF several times in one scan time. - Make sure that the frequency of the pulse (duty: 50%) input to a high speed counter is within the specifications range. - Adding WDT instruction <p>Use two or more WDT instructions in a program so that the watchdog timer is reset several times in one scan time.</p> <ul style="list-style-type: none"> - Change the set value of the watchdog timer <p>Change the set value (D8000) of the watchdog timer in a program so that it is larger than the maximum value (D8012) of the scan time.</p> <p>2) Remove the PLC, and connect another power supply to the PLC. If the ERROR (ERR) LED is off, the cause of the error may be noise. Examine the following action:</p> <ul style="list-style-type: none"> - Check the wiring for grounding, and then review the wiring route and installation location. - Add a noise filter in the power line. <p>3) If the ERROR (ERR) LED is not off even after the step 1) or 2), consult a BRASILTEC Electric Distributor</p>
Flickering	<p>Either of the following errors occur in PLC:</p> <ul style="list-style-type: none"> • Parameter error • Syntax error • Circuit error 	Execute PLC diagnostics and program check by programming tool.
Unlit	Error which stops PLC has not	<p>If PLC operation is a failure, execute the PLC diagnostics or program check by programming tool.</p> <p>An I/O configuration error, serial communication error, or operation</p>

	occurred.	error may occur.
--	-----------	------------------

36.1.5 L RUN LED [HCA8C-16X16YT]

Mode	LED status	PLC status	Action
ONLINE	Lit	Data link is executing	—
	Unlit	Data link is stopped	• Take action according to the L ERR LED status.
CONFIG*1	Lit	Data link is executing	—
	Unlit	Data link is stopped	• Take action according to the L ERR LED status.
TEST	Lit	The self-loopback test is normally finished.	—
	Unlit	The self-loopback test is abnormally finished. (This LED is off while the self-loopback test is executing.)	<ul style="list-style-type: none"> • Make sure that the power is correctly supplied to the PLC. • If the L RUN LED is not off even after the above check, consult a Mitsubishi Electric Distributor.

*1. HCA8C-16X16YT only

36.1.6 L ERR LED [HCA8C-16X16YT]

Mode	LED status	PLC status	Action
ONLINE	Lit	<ul style="list-style-type: none"> • Unit disconnected • Outside-control-range station error • RD station number setting error 	<ul style="list-style-type: none"> • Securely connect the built-in master to remote I/O units and remote device stations on the network. • Make sure that the connected remote I/O units and remote device stations are consistent with the detailed information on remote stations.
	Flickering	All stations are abnormal	<ul style="list-style-type: none"> • Securely connect the built-in master to remote I/O units and remote device stations on the network. • Make sure that the connected remote I/O units and remote device stations are consistent with the detailed information on remote stations.
	Unlit	Data link is being normally executed	—
CONFIG*1	Lit	Used station numbers mismatch. (Remote stations are checked while the remote station information is edited.)	<ul style="list-style-type: none"> • Securely connect the built-in master to remote I/O units and remote device stations on the network. • Make sure that the connected remote I/O units and remote device stations are consistent with the detailed information on remote stations.
	Flickering	All stations are abnormal. (Remote stations are checked while the remote station information is edited.)	<ul style="list-style-type: none"> • Check whether remote device station numbers are within the allowable range.
	Unlit	Data link is being normally executed	—
TEST	Lit	The self-loopback test is abnormally finished.	<ul style="list-style-type: none"> • Make sure that the power is correctly supplied to the PLC. • If the L RUN LED is on even after the above check, consult a Mitsubishi Electric Distributor.
	Unlit	The self-loopback test is normally finished. (This LED is off while the self-loopback test is executing.)	—

*1. HCA8C-16X16YT only.

→ For details, refer to the Hardware Edition of the PLC main unit.

36.2 Error Code Check Method and Indication

36.2.1 Error code check method by display module

The error code can be checked by programming tool and display module.

This subsection explains how to set the real time clock in the display module HCA8-7DM (built in the HCA8C-16X16YT)


Error code check method by display module

1) Scroll to "Error Check" by pressing [+] or [-] key on "MENU screen" (shown on the right figure).

For the menu system, refer to HCA8/HCA8CHardware Edition.

On this menu screen, the operation keys are as shown below:

Operation key	Contents of operation
ESC	Return to "TOP screen".
-	Moves the cursor up. Moves the cursor at high speed when pressed for 1 second or more. When the cursor is located at the top, [-] key operation is invalid.
+	Moves the cursor down. Moves the cursor at high speed when pressed for 1 second or more. When the cursor is located at the bottom, [+] key operation is invalid.
OK	Selects a flickering item with the cursor.



*1. Displayed in the HCA8C-16X16YT.

2) Pressing [OK] key executes the error check and displays the result on "error display screen" (shown in the right figure).

Press [ESC] key to cancel the operation and return to "Top screen".

3) If two or more errors occur, press [+] or [-] key to changeover the page.

Operation key	Contents of operation	
ESC	Returns to "menu screen."	
-	When one or no error	Is invalid.
	When two or more errors	Displays the previous error display screen.
+	When one or no error	Is invalid.
	When two or more errors	Displays the next error display screen.
OK	Returns to "menu screen."	

Displayed contents

	Displayed contents
[1]	Error flag
[2]	Error name
[3]	Error code
[4]	Number of errors at same time (When two or more errors occur, this information displays.)


4) Press [ESC] key to cancel the operation and return to "menu screen."

When error does not occur

ErrorCheck
No errors

When one error occurs


ErrorCheck
[1] → M8066
[2] → Ladder error
[3] → Error code 6612




36.2.2 Error code check method by GX Developer

- 1 Connect a personal computer to PLC.
- 2 Execute PLC diagnostics.

Click [Diagnostics] - [PLC diagnostics] on the tool menu, and execute the PLC diagnostics.



- 3 Check the diagnostics result.
- The error check result displays in the following windows.
Example: one error occurs



36.2.3 Error indication

The table below shows the error expression in this manual, GX Developer, and display modules (HCA8-7DM)

This manual	GX Developer	Display modules
	English version	Display in English
I/O configuration error	I/O config err	I/O error
PLC hardware error	PLC H/W error	PLC H/W error
PLC/PP communication error	PLC/PP comm err	Comms.error
Serial communication error 1 [ch1]	Link error	Link error1
Serial communication error 2 [ch2]	Link error2	Link error2
Parameter error	Param error	Parameter error
Syntax error	Syntax error	Grammar error
Circuit error	Ladder error	Ladder error
Operation error	Operation err	Runtime error
BFM initialization failure	-	-
Special block error	-	SFB error

36.3 Supplementary Explanation of Devices for Error Detection

36.3.1 Error detection (M8060 to/D8060 to)

When the M8060, M8061, M8064 to M8067 turn ON, the smallest ON device number is stored in D8004, and M8004 turns ON.

1) M8060, M8061, M8064 to M8067 are cleared when the PLC mode switches from STOP to RUN. Note that M8068 and D8068 do not clear.


2) When turning M8069 ON in advance, PLC will enter STOP mode (as M8061 PLC hardware error occurs) if a failure occurs in an I/O extension unit, an extension power supply module, or an extension unit/block.

When turning M8069 ON, PLC executes I/O bus check. If an error is found, error code 6103 or 6104 is stored to D8061, and M8061 turns ON.

When error code 6104 is stored, M8009 turns ON, and the PLC stores the I/O numbers following the extension power supply module or the powered extension unit with DC 24V output failure to D8009.

3) If the unit or block corresponding to a programmed I/O number is not actually loaded, M8060 is set to ON and the first device number of the erroneous block is written to D8060.

Example: When X020 is unconnected



*1. 10 to 337 in HCA8/HCA8CPLCs


4) When a device number is specified directly or indirectly with an index by the LD, AND, OR or OUT instruction, and if the device numbers specified in those instructions are not actually loaded, M8316 will turn ON and the error step number in the instruction will be written to D8317 (high-order bits) and D8316 (low-order bits).

36.3.2 Operations of special devices for error detection

Special auxiliary relays for error detection and special data registers for error detection operate in the relationship shown below.

The state of error occurrence can be checked by monitoring the contents of auxiliary relays and data registers or by using the PLC diagnosis function programming tool.

By using the PLC diagnosis function provided in the programming tool (GX Developer), Graphic Operation Terminal (GOT 1000) or the display module (FX3U-7DM), the contents of the error code (D8060 to D8067, D8438, D8449) can be checked in message format.



36.3.3 Error detection timing

Error item	ERROR LED status	PLC status	Error detection timing		
			When power is turned from OFF to ON	When PLC mode switches from STOP to RUN	Other timing
M8060 I/O configuration error	Unlit	RUN	Check	Check	—
M8061 PLC hardware error	Lit	STOP	Check	—	Always
M8062 Serial communication error 0 [ch 0]	Unlit	RUN	—	—	When receiving signal from counterpart station
M8063 Serial communication error 1 [ch 1]	Unlit	RUN	—	—	When receiving signal from counterpart station
M8438 Serial communication error 2 [ch 2]	Unlit	RUN	—	—	When receiving signal from counterpart station
M8064 Parameter error	Flickering	STOP	Check	Check	When program is changed (STOP) When program is transferred (STOP)
M8065 Syntax error	Flickering	STOP			
M8066 Circuit error	Flickering	STOP			
M8067 Operation error	Unlit	RUN	—	—	RUN mode
M8068 Operation error latch	Unlit	RUN	—	—	RUN mode
M8109 I/O refresh error	Unlit	RUN	—	—	Always
M8316 Unconnected I/O designation error	Unlit	RUN	—	—	RUN mode
M8318 BFM initialization failure	Unlit	RUN	—	Check	—
M8449 Special block error	Unlit	RUN	—	—	Always

36.4 Error Code List and Action

When a program error occurs in the PLC, the error code is stored in special data registers D8060 - D8067 and D8438, D8449. The following actions should be followed for diagnostic errors.

Error code	PLC operation at error occurrence	Contents of error	Action				
I/O configuration error [M8060(D8060)]							
Example: 1020	Continues operation	<p>The head number of unconnected I/O device</p> <p>Example: When X020 is unconnected</p> <div style="text-align: center;"> <table border="1" style="display: inline-table; border-collapse: collapse;"> <tr> <td style="padding: 2px 5px;">1</td> <td style="padding: 2px 5px;">0</td> <td style="padding: 2px 5px;">2</td> <td style="padding: 2px 5px;">0</td> </tr> </table> BCD conversion value </div> <div style="margin-left: 100px;"> <p>↑ Device number</p> <p>↑ 1: Input (X), 0: Output (Y)</p> </div> <ul style="list-style-type: none"> • 1st to 3rd digits: Device number HCA8/HCA8C:10 to 337 • 4th digit: I/O type (1 = input (X), 0 = output (Y)) <p>Example: When 1020 is stored in D8060 Inputs X020 and later are unconnected</p>	1	0	2	0	<p>Unconnected I/O relay numbers are programmed.</p> <p>The PLC continues its operation. Modify the program, check wiring connection, or add the appropriate unit/block.</p>
1	0	2	0				
Serial communication error 2 [M8438 (D8438)]							
0000	--	No error					
3801	Continues operation	Parity, overrun or framing error	<ul style="list-style-type: none"> • Inverter communication, computer link and programming: Ensure the communication parameters are correctly set according to their applications. • N:N network, parallel link, etc.: Check programs according to applications. • Remote maintenance: Ensure modem power is ON and check the settings of the AT commands. • Wiring: Check the communication cables for correct wiring. 				
3802		Communication character error					
3803		Communication data sum check error					
3804		Communication data format error					
3805		Command error					
3806		Communication time-out detected					
3807		Modem initialization error					
3808		N:N network parameter error					
3812		Parallel link character error					
3813		Parallel link sum error					
3814		Parallel link format error					
3820				Inverter communication error PLC hardware error [M8061(D8061)]			
PLC hardware error [M8061(D8061)]							
0000	--	No error					
6101	Stops operation	RAM error	<p>Confirm for the correct connection of extension cables.</p>				
6102		Operation circuit error					
6103		I/O bus error (M8069 = ON)					
6104		Powered extension unit 24 V failure (M8069 = ON)					

6105		Watchdog timer error	Confirm user program. The scan time exceeds the value stored in D8000
6106		I/O table creation error (CPU error)	<ul style="list-style-type: none"> When turning the power ON to the main unit, a 24V power failure occurs in a powered extension unit. (The error occurs if the 24V power is not supplied for 10 seconds or more after main power turns ON.) When turning main power ON, I/O assignment to CC-Link/LT (built into the HCA8C-16X16YT PLC) is disabled.
6107		System configuration error	Check the number of connected special function units/blocks. Some special function units/blocks have a connection number limit
6112		Changed settings for the built-in CC-Link/LT special function block cannot be written to the attached flash memory cassette	Verify that the memory cassette is installed correctly
6113		Changed settings for the built-in CC-Link/LT special function block cannot be written to the attached write-protected flash memory cassette	Set the protect switch to OFF.
6114		CC-Link/LT settings cannot be written to the built-in CC-Link/LT special function block	
6115		A built-in CC-Link/LT special function block EEPROM writing time-out error occurred, or the built-in CC-Link/LT special function block configuration could not be completed normally in self CONFIG mode.	
PLC/PP communication error (D8062)			
Serial communication error 0 [M8062 (D8062)]			
0000	--	No error	
6201	Continues operation	Parity, overrun or framing error	Confirm the cable connection between the programming panel (PP)/programming device and the PLC. This error may occur when a cable is disconnected an
6202		Communication character error	
6203		Communication data sum check error	
6204		Data format error	
6205		Command error	

			reconnected during PLC monitoring
Serial communication error 1 [M8063 (D8063)]			
0000	--	No error	
6301	Continues operation	Parity, overrun or framing error	<ul style="list-style-type: none"> Inverter communication, computer link and programming: Ensure the communication parameters are correctly set according to their applications. N:N network, parallel link, etc.: Check programs according to applications. Remote maintenance: Ensure modem power is ON and check the settings of the AT commands. Wiring: Check the communication cables for correct wiring
6302		Communication character error	
6303		Communication data sum check error	
6304		Communication data format error	
6305		Command error	
6306		Communication time-out detected	
6307		Modem initialization error	
6308		N:N network parameter error	
6312		Parallel link character error	
6313		Parallel link sum error	
6314		Parallel link format error	
6320		Inverter communication error	
Parameter error [M8064(D8064)]			
0000	--	No error	
6401	Stops operation	Program sum check error	STOP the PLC, and correctly set the parameters.
6402		Memory capacity setting error	
6403		Latched device area setting error	
6404		Comment area setting error	
6405		File register area setting error	
6406		Special unit (BFM) initial value setting, positioning instruction setting sum check error	
6407		Special unit (BFM) initial value setting, positioning instruction setting error	
6409		Other setting error	
6411		Built-in CC-Link/LT special function block invalid parameter settings (LT-2 dedicated area)	
6412		Built-in CC-Link/LT special function block parameter settings sum check error (special function settings area).	
6413		Built-in CC-Link/LT special function block parameter settings sum check error (LT-2 dedicated area).	
Syntax error [M8065(D8065)]			
0000	--	No error	
6501	Stops	Incorrect combination of instruction, device	During programming, each instruction

	operation	symbol and device number	is checked. If a syntax error is detected, modify the instruction correctly
6502		No OUT T or OUT C before setting value	
6503		<ul style="list-style-type: none"> No setting value after OUT T or OUT C Insufficient number of operands for an applied instruction 	
6504		<ul style="list-style-type: none"> Same label number is used more than once. Same interrupt input or high speed counter input is used more than once. 	
6505		Device number is out of allowable range.	
6506		Invalid instruction	
6507		Invalid label number [P]	
6508		Invalid interrupt input [I]	
6509		Other error	
6510		MC nesting number error	

Error code	PLC operation at error occurrence	Contents of error	Action
Circuit error [M8066(D8066)]			
0000	--	No error	
6610	Stops operation	LD, LDI is continuously used 9 times or more.	This error occurs when a combination of instructions is incorrect in the entire circuit block or when the relationship between a pair of instructions is incorrect. Modify the instructions in the program mode so that their mutual relationship becomes correct.
6611		More ANB/ORB instructions than LD/LDI instructions	
6612		Less ANB/ORB instructions than LD/LDI instructions	
6613		MPS is continuously used 12 times or more.	
6614		No MPS instruction	
6615		No MPP instruction	
6616		No coil between MPS, MRD and MPP, or incorrect combination	
6617		Instruction below is not connected to bus line: STL, RET, MCR, P, I, DI, EI, FOR, NEXT, SRET, IRET, FEND or END	
6618		STL, MC or MCR can be used only in main program, but it is used elsewhere (e.g. in interrupt routine or subroutine)	
6619		Invalid instruction is used in FOR-NEXT loop: STL, RET, MC, MCR, I (interrupt pointer) or IRET.	
6620		FOR-NEXT instruction nesting level exceeded	
6621	Numbers of FOR and NEXT instructions do not		

		match.	
6622		No NEXT instruction	
6623		No MC instruction	
6624		No MCR instruction	
6625		STL instruction is continuously used 9 times or more.	
6626		Invalid instruction is programmed within STL-RET loop: MC, MCR, I (interrupt pointer), SRET or IRET.	
6627		No STL instruction	
6628		Invalid instruction is used in main program: I (interrupt pointer), SRET or IRET	
6629		No P or I (interrupt pointer)	
6630		No SRET or IRET instruction STL-RET / MC-MCR instructions programmed in the subroutine.	
6631		SRET programmed in invalid location	
6632		FEND programmed in invalid location	

Error code	PLC operation at error occurrence	Contents of error	Action
Operation error [M8067(D8067)]			
0000	--	No error	
6701	Continues operation	<ul style="list-style-type: none"> No jump destination (pointer) for CJ or CALL instruction Label is undefined or out of P0 to P4095 due to indexing Label P63 is executed in CALL instruction; cannot be used in CALL instruction as P63 is for jumping to END instruction 	<p>This error occurs in the execution of operation.</p> <p>Review the program, or check the contents of the operands used in the applied instructions.</p> <p>Even if the syntax or circuit design is correct, an operation error may still occur.</p> <p>For example:</p> <p>"T500Z" itself is not an error. But if Z had a value of 100, the timer T600 would be attempted to be accessed. This would cause an operation error since there is no T600 device available.</p>
6702		CALL instruction nesting level is 6 or more	
6703		Interrupt nesting level is 3 or more	
6704		FOR-NEXT instruction nesting level is 6 or more.	
6705		Operand of applied instruction is inapplicable device	
6706		Device number range or data value for	

		operand of applied instruction exceeds limit.	
6707		File register is accessed without parameter setting of file register.	
6708		FROM/TO instruction error	<p>This error occurs in the execution of operation.</p> <ul style="list-style-type: none"> • Review the program, or check the contents of the operands used in the applied instructions. • Verify that the specified buffer memories exist in the equipment. • Verify that the extension cables are correctly connected.
6709		Other (e.g. improper branching)	<p>This error occurs in the execution of operation.</p> <p>Review the program, or check the contents of the operands used in the applied instructions.</p> <p>Even if the syntax or circuit design is correct, an operation error may still occur.</p> <p>For example: "T500Z" itself is not an error. But if Z had a value of 100, the timer T600 would be attempted to be accessed. This would cause an operation error since there is no T600 device available</p>
6710		Mismatch among parameters	This error occurs when the same device is used within the source and destination in a shift instruction, etc.
6730		Incorrect sampling time (TS) ($TS \leq 0$)	<PID instruction is stopped.>
6732		Incompatible input filter constant (α) ($\alpha < 0$ or $100 \leq \alpha$)	<p>This error occurs in the parameter setting value or operation data executing PID instruction.</p> <p>Check the contents of the parameters</p>
6733		Incompatible proportional gain (KP) ($KP < 0$)	
6734		Incompatible integral time (TI) ($TI < 0$)	
6735		Incompatible derivative gain (KD) ($KD < 0$ or $201 \leq KD$)	
6736		Incompatible derivative time (TD) ($TD < 0$)	
6740		Sampling time (TS) \leq Scan time	<p><Auto tuning is continued.></p> <p>The operation is continued in the condition "sampling time (TS) = cyclic</p>

			time (scan time)"
--	--	--	-------------------

Error code	PLC operation at error occurrence	Contents of error	Action
Operation error [M8067(D8067)]			
6742	Continues operation	Variation of measured value exceeds limit. ($\Delta PV < -32768$ or $+32767 < \Delta PV$)	<PID operation is continued.> The operation is continued with each parameter set to the maximum and minimum value
6743		Deviation exceeds limit. ($EV < -32768$ or $+32767 < EV$)	
6744		Integral result exceeds limit. (Outside range from -32768 to $+32767$)	
6745		Derivative value exceeds limit due to derivative gain (KD)	
6746		Derivative result exceeds limit. (Outside range from -32768 to $+32767$)	
6747		PID operation result exceeds limit. (Outside range from -32768 to $+32767$)	
6748			PID output upper limit set value < PID output lower limit set value.
6749		Abnormal PID input variation alarm set value or output variation alarm set value (Set value < 0)	<Alarm output is not given. → PID operation is continued.> Verify that the target setting contents are correct.
6750		<Step response method> Improper auto tuning result	<Auto tuning is finished. → PID operation is started.> <ul style="list-style-type: none"> The deviation at start of auto tuning is 150 or less. The deviation at end of auto tuning is 1/3 or more of the deviation at start of auto tuning. Check the measured value and target value, and then execute auto tuning again
6751		<Step response method> Auto tuning operation direction mismatch	<Auto tuning is forcibly finished. → PID operation is not started.> The operation direction estimated from

			<p>the measured value at the start of auto tuning was different from the actual operation direction of the output during auto tuning.</p> <p>Correct the relationship among the target value, output value for auto tuning, and the measured value, and then execute auto tuning again.</p>
6752		<p><Step response method> Improper auto tuning operation</p>	<p><Auto tuning is finished. →PID operation is not started.></p> <p>Because the set value was fluctuated during auto tuning, auto tuning was not executed correctly.</p> <p>Set the sampling time to a value larger than the output change cycle, or set a larger value for the input filter constant.</p> <p>After changing the setting, execute auto tuning again.</p>
6753		<p><Limit cycle method> Abnormal output set value for auto tuning [ULV (upper limit) ≤ LLV (lower limit)]</p>	<p><Auto tuning is forcibly finished. →PID operation is not started.></p> <p>Check whether the target setting contents are correct</p>
6754		<p><Limit cycle method> Abnormal PV threshold (hysteresis) set value for auto tuning (SHPV < 0)</p>	
6755		<p><Limit cycle method> Abnormal auto tuning transfer status (Data of device controlling transfer status is abnormally overwritten.)</p>	<p><Auto tuning is forcibly finished. →PID operation is not started.></p> <p>Ensure that devices occupied by PID instruction are not overwritten in the program.</p>

Error code	PLC operation at error occurrence	Contents of error	Action
Operation error [M8067(D8067)]			
6756	Continues operation	<p><Limit cycle method> Abnormal result due to excessive auto tuning measurement time ($\tau_{on} > \tau$, $\tau_{on} < 0$, $\tau < 0$)</p>	<p><Auto tuning is forcibly finished. →PID operation is not started.></p> <p>The auto tuning time is longer than necessary.</p> <p>Increase the difference (ULV - LLV) between the upper limit and lower limit of the output value for auto tuning, set a</p>

			smaller value to the input filter constant (α), or set a smaller value to the PV threshold (SHPV) for auto tuning, and then check the result for improvement
6757		<Limit cycle method> Auto tuning result exceeds proportional gain. (KP= outside range from 0 to 32767)	<Auto tuning is finished (KP= 32767). →PID operation is started.> The variation of the measured value (PV) is small compared with the output value. Multiply the measured value (PV) by "10" so that the variation of the measured value will increase during auto tuning
6758		<Limit cycle method> Auto tuning result exceeds integral time. (TI= outside range from 0 to 32767)	<Auto tuning is finished (KP= 32767). →PID operation is started.> The auto tuning time is longer than necessary.
6759		<Limit cycle method> Auto tuning result exceeds derivative time. (TD= outside range from 0 to 32767)	Increase the difference (ULV - LLV) between the upper limit and lower limit of the output value for auto tuning, set a smaller value to the input filter constant (α), or set a smaller value to the PV threshold (SHPV) for auto tuning, and then check the result for improvement.
6760		ABS data read from servo sum check error	Check servo wiring and parameter setting. Also check the ABS instruction
6762		Port specified by inverter communication instruction is already used in another communication.	Check to make sure the port is not specified by another instruction.
6763		1) Input (X) specified by DSZR, DVIT or ZRN instruction is already used in another instruction. 2) The interrupt signal device for DVIT instruction is outside the allowable setting range	1) Check to make sure the input (X), as specified by DSZR, DVIT or ZRN instruction, is not being used for the following purposes: - Input interrupt (including the delay function) - High speed counter C235 to C255 - Pulse catch M8170 to M8177 - SPD instruction 2) Check the contents of D8336 for the correct interrupt signal specification for DVIT instruction
6764		Pulse output number is already used in a positioning instruction or pulse output	Check to make sure the pulse output destination is not being driven by

		instruction (PLSY, PWM, etc.).	another positioning instruction
6765		Number of applied instruction exceeds limit.	Check whether the number of times that applied instructions are used in the program does not exceed the specified limit.
6770		•HCA8/HCA8C Series PLC Writing error to flash memory cassette	
6771		Memory cassette is not connected	Check for the correct attachment of the memory cassette
6772		Memory cassette is protected against writing.	The write-protect switch of the memory cassette was set to ON when data was transferred to the flash memory. Set the protect switch to OFF.
6773		Access error to memory cassette during writing in RUN mode	While data was written in the RUN mode, data was transferred to (read from or written to) the memory cassette

Error code	PLC operation at error occurrence	Contents of error	Action
Special block error [M8449 (D8449)]			
<input type="checkbox"/> 020 ^{*1}	Continues operation	General data sum error	Check for the correct connection of extension cables
<input type="checkbox"/> 021 ^{*1}		General data message error	
<input type="checkbox"/> ..080 ^{*1}		FROM/TO error	This error occurs in the execution of operation. <ul style="list-style-type: none"> • Review the program, or check the contents of the operands used in the applied instructions. • Check whether the specified buffer memories exist in the counterpart equipment. • Check for the correct connection of extension cables
<input type="checkbox"/> 090 ^{*1}		Peripheral equipment access error	<ul style="list-style-type: none"> • Check the cable connection between the programming panel (PP) / programming device and the PLC. • Check for the correct connection of extension cables.

*1. The unit number 0 to 7 of the special function unit/block error is put in □.